main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 4h ago
viewers tps73601drbt: viewers · Ray 4h ago
package.json Publish 0.1.0 · Ray 4h ago
page.json Set visibility: public · Ray 4h ago
README.md Initial commit: component/tps73601drbt · Ray 4h ago
tps73601drbt-etched.glb tps73601drbt: factory component page (tier=lcsc) · Ray 4h ago
tps73601drbt-etched.step tps73601drbt: factory component page (tier=lcsc) · Ray 4h ago
tps73601drbt-hero.glb Publish 0.1.0 · Ray 4h ago
tps73601drbt-hero.overlay.json Publish 0.1.0 · Ray 4h ago
tps73601drbt.glb Publish 0.1.0 · Ray 4h ago
tps73601drbt.kicad_mod Publish 0.1.0 · Ray 4h ago
tps73601drbt.kicad_sym Publish 0.1.0 · Ray 4h ago
tps73601drbt.lbr Publish 0.1.0 · Ray 4h ago
tps73601drbt.step Publish 0.1.0 · Ray 4h ago

TPS73601DRBT

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SON-8-EP(3x3)

TPS73601DRBT from Texas Instruments, in a SON-8-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Regulator output; operates stable without external output capacitor; maximum voltage 5.5V, minimum voltage determined by feedback divider setting.
2 N/C unconnected No internal connection.
3 FB input Feedback input to error amplifier for adjustable voltage version only; external resistor divider sets output voltage VOUT = (R1+R2)/R2 × 1.204V with R1
4 GND power_in Ground connection to device and external circuitry; includes exposed pad for electrical and thermal performance.
5 EN input Enable input; logic high ≥1.7V enables regulator operation; logic low ≤0.5V disables output and reduces ground current to <1μA shutdown.
6 N/C unconnected No internal connection.
7 N/C unconnected No internal connection.
8 IN power_in Input power supply; operating range 1.7V minimum to 5.5V maximum; 0.1μF to 1μF decoupling capacitor recommended near device.
9 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SON-8-EP(3x3)
Category Power Management (PMIC)
Pins 9

CAD (KiCad official)

  • Symbol: TPS73601DRBT
  • Footprint: Package_SON:WSON-8-1EP_3x3mm_P0.5mm_EP1.6x2.0mm
  • 3D model: SON-8-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tps73601drbt-etched.step / tps73601drbt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps73601drbt.step / tps73601drbt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (49 pp, sha256 5ed5c95a399b519d, retrieved 2026-10-07, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF