component
TPS73525DRVR
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, WSON-6-EP(2x2). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS73525DRVR
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6-EP(2x2)
TPS73525DRVR from Texas Instruments, in a WSON-6-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | output | Regulator output; a small 2.2-µF ceramic capacitor is required from this pin to ground for stability, and the minimum output capacitance for stability is 2 µF. |
| 2 | NR | passive | Noise-reduction pin, available only on the fixed-voltage versions; an external capacitor here bypasses band-gap noise, with a maximum recommended capacitor of 0.01 µF. |
| 3 | GND | power_in | Ground pin; the exposed thermal pad must be tied to GND. |
| 4 | EN | input | Driving EN high turns the regulator on and driving it low puts the regulator into shutdown mode; EN can be connected to IN if not used. |
| 5 | NC | unconnected | Not internally connected. |
| 6 | IN | input | Input supply pin; a 0.1-µF to 1-µF low-ESR capacitor must be placed from this pin to ground near the device. |
| 7 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | WSON-6-EP(2x2) |
| Category | Power Management (PMIC) |
| Pins | 7 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input voltage | VIN | -0.3 | 7 | V | All voltages with respect to GND | 5 | |
| Enable pin voltage | VEN | -0.3 | V | Maximum printed as VIN + 0.3 V | 5 | ||
| Output voltage | VOUT | -0.3 | V | Maximum printed as VIN + 0.3 V | 5 | ||
| Operating junction temperature | TJ | -40 | 150 | °C | 5 | ||
| Storage temperature | Tstg | -55 | 150 | °C | 5 | ||
| Input voltage | VIN | 2.7 | 6.5 | V | 5 | ||
| Output voltage | VOUT | 6 | V | Minimum printed as symbol VFB | 5 | ||
| Output current | IOUT | 0 | 500 | mA | 5 | ||
| Operating free-air temperature | TA | -40 | 125 | °C | 5 | ||
| Input voltage | VIN | 2.7 | 6.5 | V | 7 | ||
| DC output accuracy (VOUT > 2.2 V) | -2 | 2 | % | 1 mA ≤ IOUT ≤ 500 mA, VOUT + 0.5 V ≤ VIN < 6.5 V; VOUT > 2.2 V | 7 | ||
| Output current limit | ILIM | 800 | 1170 | 1900 | mA | VOUT = 0.9 × VOUT(nom), VIN = VOUT(nom) + 0.9 V, VIN ≥ 2.7 V | 7 |
| Ground pin current | IGND | 45 | 65 | μA | 10 mA ≤ IOUT ≤ 500 mA | 7 | |
| Shutdown current | ISHDN | 0.15 | 1 | μA | VEN ≤ 0 V | 7 | |
| Enable pin current, enabled | IEN(HI) | 0.03 | 1 | μA | VEN = VIN = 6.5 V | 7 | |
| Undervoltage lockout | UVLO | 1.9 | 2.2 | 2.65 | V | VIN rising | 7 |
| Junction-to-ambient thermal resistance | RθJA | 65.1 | °C/W | DRV (WSON) 6-pin package | 6 | ||
| Junction-to-case (top) thermal resistance | RθJC(top) | 85.6 | °C/W | DRV (WSON) 6-pin package | 6 | ||
| Junction-to-board thermal resistance | RθJB | 34.7 | °C/W | DRV (WSON) 6-pin package | 6 | ||
| Junction-to-top characterization parameter | ψJT | 1.6 | °C/W | DRV (WSON) 6-pin package | 6 | ||
| Junction-to-board characterization parameter | ψJB | 35.1 | °C/W | DRV (WSON) 6-pin package | 6 | ||
| Junction-to-case (bottom) thermal resistance | RθJC(bot) | 5.8 | °C/W | DRV (WSON) 6-pin package | 6 |
CAD (KiCad official)
- Symbol:
TPS73525DRVR - Footprint:
Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm - 3D model: WSON-6-EP(2x2) (KiCad packages3D, STEP)
- 3D model files:
tps73525drvr-etched.step/tps73525drvr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps73525drvr.step/tps73525drvr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (39 pp, sha256
964cb77ae3126fa6, retrieved 2026-10-11, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).