component
TPS73030DBVT
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS73030DBVT
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5
TPS73030DBVT from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | power_in | Device input; recommended VIN range is 2.7 V to 5.5 V, and a ceramic bypass capacitor of at least 0.1 µF (old chip) or 1 µF (new chip) should be placed close to the device between IN and GND. |
| 2 | GND | power_in | Regulator ground. |
| 3 | EN | input | Enable pin, active high: driving EN above VEN(HI) (1.7 V min for the old chip) turns the regulator on and driving it below VEN(LOW) (0.7 V max for the old chip) puts it in shutdown; EN must not be left floating and may be tied to IN if shutdown is not needed. |
| 4 | NC/NR | passive | On the old chip this is the noise-reduction pin, where an external capacitor (0 to 10 nF recommended) filters bandgap noise and must not be loaded resistively or inductively; on the new chip it is not internally connected and may be tied to GND for better thermal performance or left floating. |
| 5 | OUT | power_out | Regulator output, specified at ±2% of VOUT(nom) for 0 to 200 mA load, requiring at least 2.2 µF ceramic COUT between OUT and GND (placed close to the device). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOT-23-5 |
| Category | Power Management (PMIC) |
| Pins | 5 |
CAD (KiCad official)
- Symbol:
TPS73030DBVT - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
- 3D model files:
tps73030dbvt-etched.step/tps73030dbvt-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps73030dbvt.step/tps73030dbvt.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (42 pp, sha256
14439297a4ab9a2b, retrieved 2026-10-10, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).