Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS73001DBVR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-6

TPS73001DBVR from Texas Instruments, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN power_in Regulator input supply; recommended VIN is 2.7 V to 5.5 V, and a ceramic bypass capacitor of at least 0.1 µF (old chip) or 1 µF (new chip) must be placed close to IN and GND.
2 GND power_in Regulator ground; connect input and output capacitor ground returns directly to this pin to maximize PSRR and noise performance.
3 EN input Active-high enable; drive above VEN(HI) to turn the regulator on and below VEN(LOW) to shut it down, must not be left floating, and may be tied to IN if shutdown is not needed.
4 NC/NR passive On the old chip this is the noise reduction pin, where an external capacitor of at most 0.1 µF (typically 0.01 µF) filters bandgap noise and must not be loaded resistively or inductively; on the new chip it is not internally connected and may be left floating or tied to GND.
5 FB input Feedback input of the adjustable version that sets VOUT through an external R1/R2 divider referenced to a 1.225 V typical internal reference; this pin does not exist on the fixed-voltage DBV versions.
6 OUT power_out Regulator output, which requires a ceramic output capacitor of at least 2.2 µF to GND (4.7 µF when VOUT is below 1.8 V or no feedforward capacitor is used) for stability.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-6
Category Power Management (PMIC)
Pins 6

CAD (KiCad official)

  • Symbol: TPS73001DBVR
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: tps73001dbvr-etched.step / tps73001dbvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps73001dbvr.step / tps73001dbvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (42 pp, sha256 14439297a4ab9a2b, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF