main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs tps72501kttr: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain S… · Ray 17d ago
viewers tps72501kttr: viewers · Ray 24d ago
package.json tps72501kttr: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain S… · Ray 17d ago
page.json tps72501kttr: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain S… · Ray 17d ago
README.md tps72501kttr: specified limits as data (metadata.characteristics, 25 rows from the datasheet) · Ray 17d ago
tps72501kttr-etched.glb tps72501kttr: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain S… · Ray 17d ago
tps72501kttr-etched.step tps72501kttr: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain S… · Ray 17d ago
tps72501kttr-hero.glb tps72501kttr: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain S… · Ray 17d ago
tps72501kttr-hero.overlay.json tps72501kttr: etch along the lead row, tab up; full MPN text (service-occt 1.9.3) (service-occt 1.6.0, from the plain S… · Ray 17d ago
tps72501kttr.glb Publish 0.1.0 · Ray 24d ago
tps72501kttr.kicad_mod Publish 0.1.0 · Ray 24d ago
tps72501kttr.kicad_sym Publish 0.1.0 · Ray 24d ago
tps72501kttr.lbr Publish 0.1.0 · Ray 24d ago
tps72501kttr.step Publish 0.1.0 · Ray 24d ago

TPS72501KTTR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · TO-263-5

TPS72501KTTR from Texas Instruments, in a TO-263-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 ENABLE input Enable input; the absolute maximum voltage range on EN is -0.3 V to VI + 0.3 V.
2 IN power_in Input supply voltage; recommended VI is 1.8 V to 6 V and the absolute maximum range is -0.3 V to 7 V.
3 GND power_in Ground terminal; the tab is also GND on the KTT package.
4 OUT power_out Regulated output voltage; continuous output current is 0 to 1 A and the absolute maximum voltage on OUT is 6 V.
5 RESET/FB bidirectional On the TPS72501 this is the feedback input of the adjustable regulator (reference 1.220 V); on the fixed options it is an open-drain active-low RESET output that asserts when the output falls more than 5% below nominal and needs a pullup resistor.
6 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TO-263-5
Category Power Management (PMIC)
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output voltage (adjustable) accuracy VO 0.965 1.035 VO 0 µA < IO < 1 A; 1.22 V ≤ VO ≤ 5.5 V 3
Bandgap voltage reference 1.177 1.22 1.263 V 3
Ground current I 75 120 µA IO = 0 µA 3
Ground current I 210 300 µA IO = 1 A 3
Standby current 1 µA EN < 0.4 V 3
Current limit 1.1 1.6 2.3 A 3
Output voltage line regulation ΔVO/VO -0.15 0.02 0.15 %/V VO + 1 V < VI ≤ 5.5 V 3
Output voltage load regulation -0.25 0.05 0.25 %/A 0 µA < IO < 1 A 3
EN high level input VIH 1.3 V 3
EN low level input VIL -0.2 0.4 V 3
EN input current II 0.01 100 nA EN = 0 V or VI 3
Feedback current I(FB) -100 100 nA V(FB) = 1.22 3
UVLO threshold 1.45 1.57 1.7 V VCC rising 3
Input voltage VI -0.3 7 V 2
Voltage range at EN, FB -0.3 V Maximum printed as VI + 0.3 V 2
Voltage on OUT, RESET 6 V 2
ESD rating, HBM 2 kV HBM 2
Operating junction temperature range TJ -50 150 °C 2
Maximum junction temperature range TJ 150 °C 2
Storage temperature Tstg -65 150 °C 2
Input voltage VI 1.8 6 V 2
Continuous output current IO 0 1 A 2
Operating junction temperature TJ -40 125 °C 2
Junction-to-case thermal resistance RθJC 2 °C/W DDPAK, high-K board (JEDEC 2s2p) 3
Junction-to-ambient thermal resistance RθJA 23 °C/W DDPAK, high-K board (JEDEC 2s2p) 3

CAD (KiCad official)

  • Symbol: TPS72501KTTR
  • Footprint: Package_TO_SOT_SMD:TO-263-5_TabPin6
  • 3D model: TO-263-5 (KiCad packages3D, STEP)
  • 3D model files: tps72501kttr-etched.step / tps72501kttr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps72501kttr.step / tps72501kttr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (26 pp, sha256 5282cab05ce15460, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF