main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3h ago
viewers tps72012drvt: viewers · Ray 3h ago
package.json Publish 0.1.0 · Ray 3h ago
page.json Set visibility: public · Ray 3h ago
README.md Initial commit: component/tps72012drvt · Ray 3h ago
tps72012drvt-etched.glb tps72012drvt: factory component page (tier=lcsc) · Ray 3h ago
tps72012drvt-etched.step tps72012drvt: factory component page (tier=lcsc) · Ray 3h ago
tps72012drvt-hero.glb Publish 0.1.0 · Ray 3h ago
tps72012drvt-hero.overlay.json Publish 0.1.0 · Ray 3h ago
tps72012drvt.glb Publish 0.1.0 · Ray 3h ago
tps72012drvt.kicad_mod Publish 0.1.0 · Ray 3h ago
tps72012drvt.kicad_sym Publish 0.1.0 · Ray 3h ago
tps72012drvt.lbr Publish 0.1.0 · Ray 3h ago
tps72012drvt.step Publish 0.1.0 · Ray 3h ago

TPS72012DRVT

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6(2x2)

TPS72012DRVT from Texas Instruments, in a WSON-6(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Regulated output voltage ranging from 0.9 V to 3.6 V with maximum 350 mA load current, requires 2.2-μF ceramic bypass capacitor for stability.
2 NC unconnected No connection; leave unconnected.
3 EN input Logic input enable pin; logic high enables regulation of IN to OUT, logic low disables device output.
4 BIAS power_in Bias supply input; must be 1.4 V minimum above output voltage to 5.5 V maximum, bypass with 0.1-μF ceramic capacitor.
5 GND power_in Ground reference pin connected to negative rail and exposed thermal pad for heat dissipation.
6 IN power_in Main power input ranging from 1.1 V to 4.5 V maximum; must not exceed BIAS voltage; bypass with 1-μF ceramic capacitor.
7 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-6(2x2)
Category Power Management (PMIC)
Pins 7

CAD (KiCad official)

  • Symbol: TPS72012DRVT
  • Footprint: Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm
  • 3D model: WSON-6(2x2) (KiCad packages3D, STEP)
  • 3D model files: tps72012drvt-etched.step / tps72012drvt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps72012drvt.step / tps72012drvt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (39 pp, sha256 aa52c96cf07d505f, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF