component

TPS72011DRVR

Public Made by Adom

by adom

Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, WSON-6-EP(2x2). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps72011drvrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers tps72011drvr: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Publish 0.1.0 · Ray 1d ago
tps72011drvr-etched.glb tps72011drvr: factory component page (tier=lcsc) · Ray 1d ago
tps72011drvr-etched.step tps72011drvr: factory component page (tier=lcsc) · Ray 1d ago
tps72011drvr-hero.glb tps72011drvr: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
tps72011drvr-hero.overlay.json Publish 0.1.0 · Ray 1d ago
tps72011drvr.glb Publish 0.1.0 · Ray 1d ago
tps72011drvr.kicad_mod Publish 0.1.0 · Ray 1d ago
tps72011drvr.kicad_sym Publish 0.1.0 · Ray 1d ago
tps72011drvr.lbr Publish 0.1.0 · Ray 1d ago
tps72011drvr.step Publish 0.1.0 · Ray 1d ago

TPS72011DRVR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6-EP(2x2)

TPS72011DRVR from Texas Instruments, in a WSON-6-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Regulated output pin; a 2.2-µF ceramic capacitor from this pin to ground is required for stability and load transients.
2 NC unconnected No connection.
3 EN input Enable pin: a logic high turns the device on and regulates VIN to VOUT, and a logic low turns it off.
4 BIAS power_in Bias supply for the control circuit; TI recommends a ceramic bypass capacitor to ground, and VBIAS must be VOUT + 1.4 V or higher, up to 5.5 V.
5 GND power_in Ground pin.
6 IN power_in Input pin rated to a maximum of 4.5 V that must not exceed VBIAS, and should be bypassed to ground with a ceramic capacitor.
7 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-6-EP(2x2)
Category Power Management (PMIC)
Pins 7

CAD (KiCad official)

  • Symbol: TPS72011DRVR
  • Footprint: Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm
  • 3D model: WSON-6-EP(2x2) (KiCad packages3D, STEP)
  • 3D model files: tps72011drvr-etched.step / tps72011drvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps72011drvr.step / tps72011drvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (39 pp, sha256 aa52c96cf07d505f, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF