main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 22h ago
viewers tps71745qdrvrq1: viewers · Ray 22h ago
package.json Publish 0.1.0 · Ray 22h ago
page.json Set visibility: public · Ray 22h ago
README.md Initial commit: component/tps71745qdrvrq1 · Ray 22h ago
tps71745qdrvrq1-etched.glb tps71745qdrvrq1: factory component page (tier=lcsc) · Ray 22h ago
tps71745qdrvrq1-etched.step tps71745qdrvrq1: factory component page (tier=lcsc) · Ray 22h ago
tps71745qdrvrq1-hero.glb tps71745qdrvrq1: hero GLB from the etched model (keeps the MPN mark) · Ray 3h ago
tps71745qdrvrq1-hero.overlay.json Publish 0.1.0 · Ray 22h ago
tps71745qdrvrq1.glb Publish 0.1.0 · Ray 22h ago
tps71745qdrvrq1.kicad_mod Publish 0.1.0 · Ray 22h ago
tps71745qdrvrq1.kicad_sym Publish 0.1.0 · Ray 22h ago
tps71745qdrvrq1.lbr Publish 0.1.0 · Ray 22h ago
tps71745qdrvrq1.step Publish 0.1.0 · Ray 22h ago

TPS71745QDRVRQ1

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6-EP(2x2)

TPS71745QDRVRQ1 from Texas Instruments, in a WSON-6-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out This pin is the regulated output voltage, and a minimum capacitance of 1 µF is required for stability from this pin to ground.
2 NR/FB passive On this fixed-voltage version the pin is NR, where an external capacitor bypasses noise generated by the internal band gap to lower output noise (FB, the feedback input, applies only to the adjustable version).
3 GND power_in Ground pin; the datasheet recommends connecting the input and output capacitor ground returns and the LDO ground pin as close to GND as possible.
4 EN input Driving EN above VEN(high) turns on the regulator, and driving it below VEN(low) puts the regulator into standby with the output disabled; the datasheet also says not to float the enable pin.
5 N/C unconnected Not connected internally; the pin can be tied to ground to improve thermal dissipation.
6 IN power_in Input to the device, with a 0.1-µF to 1-µF capacitor recommended for better performance; the device is designed to operate from 2.5 V to 6.5 V.
7 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-6-EP(2x2)
Category Power Management (PMIC)
Pins 7

CAD (KiCad official)

  • Symbol: TPS71745QDRVRQ1
  • Footprint: Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm
  • 3D model: WSON-6-EP(2x2) (KiCad packages3D, STEP)
  • 3D model files: tps71745qdrvrq1-etched.step / tps71745qdrvrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps71745qdrvrq1.step / tps71745qdrvrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (39 pp, sha256 2be05880cde1a822, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF