main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3h ago
viewers tps70925dbvt: viewers · Ray 3h ago
package.json Publish 0.1.0 · Ray 3h ago
page.json Set visibility: public · Ray 3h ago
README.md Publish 0.1.0 · Ray 3h ago
tps70925dbvt-etched.glb Publish 0.1.0 · Ray 3h ago
tps70925dbvt-etched.step tps70925dbvt: factory component page (tier=mfr) · Ray 3h ago
tps70925dbvt-hero.glb tps70925dbvt: hero GLB from the etched model (keeps the MPN mark) · Ray 3h ago
tps70925dbvt-hero.overlay.json Publish 0.1.0 · Ray 3h ago
tps70925dbvt.glb Publish 0.1.0 · Ray 3h ago
tps70925dbvt.kicad_mod Publish 0.1.0 · Ray 3h ago
tps70925dbvt.kicad_sym Publish 0.1.0 · Ray 3h ago
tps70925dbvt.lbr Publish 0.1.0 · Ray 3h ago
tps70925dbvt.step Publish 0.1.0 · Ray 3h ago
verification.json Verified: Published by the parts factory: tier mfr, 5 pins · Ray 3h ago

TPS70925DBVT

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

TPS70925DBVT from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN power_in Unregulated input to the device, with a supply range of 2.7 V to 30 V per the recommended operating conditions.
2 GND power_in Ground pin, which is electrically connected to the thermal pad.
3 EN input Enable pin: drive high to enable the device and low to enter low-current shutdown, and the maximum voltage must remain below 6.5 V.
4 NC unconnected No internal connection.
5 OUT power_out Regulated output voltage that requires a small 2.2-µF or greater ceramic capacitor from this pin to ground for stability.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input voltage range VIN 2.7 30 V 5
Output voltage range VOUT 1.2 6.5 V 5
DC output accuracy VOUT -2 2 % VOUT < 3.3 V 5
Line regulation ΔVOUT 3 10 mV (VOUT(nom) + 1 V, 2.7 V) ≤ VIN ≤ 30 V 5
Load regulation ΔVOUT 20 50 mV VIN = VOUT(typ) + 1.5 V or 3 V (whichever is greater), 100 µA ≤ IOUT ≤ 150 mA 5
Output current limit I(CL) 200 320 500 mA VOUT = 0.9 × VOUT(nom) 5
Ground pin current IGND 1.3 2.05 µA IOUT = 0 mA, VOUT ≤ 3.3 V 5
Ground pin current IGND 350 µA IOUT = 150 mA 5
Enable pin high-level input voltage VEN(HI) 0.9 V Device enabled 5
Enable pin low-level input voltage VEN(LOW) 0 0.4 V Device disabled 5
Start-up time tSTR 200 600 µs VOUT(nom) ≤ 3.3 V 5
Input voltage VIN -0.3 32 V All voltages with respect to GND 4
Enable voltage VEN -0.3 7 V All voltages with respect to GND 4
Output voltage VOUT -0.3 7 V All voltages with respect to GND 4
Operating junction temperature TJ -55 150 °C 4
Storage temperature Tstg -55 150 °C 4
Input voltage VIN 2.7 30 V Input voltage 4
Output voltage VOUT 1.2 6.5 V Output voltage 4
Enable voltage VEN 0 6.5 V Enable voltage 4
Operating junction temperature TJ -40 125 °C Over operating junction temperature range 4
Shutdown current ISHUTDOWN 150 nA VEN ≤ 0.4 V, VIN = 2.7 V 5
Enable pin current IEN 300 nA EN = 1.0 V, VIN = 5.5 V 5
Reverse current (flowing out of IN pin) I(REV) 10 nA VOUT = 3 V, VIN = VEN = 0 V 5
Reverse current (flowing into OUT pin) I(REV) 100 nA VOUT = 3 V, VIN = VEN = 0 V 5
Thermal shutdown temperature (shutdown, temperature increasing) tSD 158 °C Shutdown, temperature increasing 5
Thermal shutdown temperature (reset, temperature decreasing) tSD 140 °C Reset, temperature decreasing 5
Power-supply rejection ratio PSRR 80 dB f = 10 Hz 5
Power-supply rejection ratio PSRR 62 dB f = 100 Hz 5
Power-supply rejection ratio PSRR 52 dB f = 1 kHz 5
Output noise voltage Vn 190 μVRMS BW = 10 Hz to 100 kHz, IOUT = 10 mA, VIN = 2.7 V, VOUT = 1.2 V 5
Junction-to-ambient thermal resistance RθJA 212.1 °C/W DBV (5-pin) package 4
Junction-to-case (top) thermal resistance RθJC(top) 78.5 °C/W DBV (5-pin) package 4
Junction-to-board thermal resistance RθJB 39.5 °C/W DBV (5-pin) package 4
Junction-to-top characterization parameter ψJT 2.86 °C/W DBV (5-pin) package 4
Junction-to-board characterization parameter ψJB 38.7 °C/W DBV (5-pin) package 4

CAD (KiCad official)

  • Symbol: TPS70925DBVT
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tps70925dbvt-etched.step / tps70925dbvt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps70925dbvt.step / tps70925dbvt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (43 pp, sha256 8c14e3efae738a27, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF