main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs tps70918qdbvrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers tps70918qdbvrq1: viewers · Ray 4d ago
package.json Publish 0.1.0 · Ray 4d ago
page.json Set visibility: public · Ray 4d ago
README.md Initial commit: component/tps70918qdbvrq1 · Ray 4d ago
tps70918qdbvrq1-etched.fit.json tps70918qdbvrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tps70918qdbvrq1-etched.glb tps70918qdbvrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tps70918qdbvrq1-etched.step tps70918qdbvrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tps70918qdbvrq1.glb Publish 0.1.0 · Ray 4d ago
tps70918qdbvrq1.kicad_mod Publish 0.1.0 · Ray 4d ago
tps70918qdbvrq1.kicad_sym Publish 0.1.0 · Ray 4d ago
tps70918qdbvrq1.lbr Publish 0.1.0 · Ray 4d ago
tps70918qdbvrq1.step Publish 0.1.0 · Ray 4d ago

TPS70918QDBVRQ1

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

TPS70918QDBVRQ1 from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN power_in Unregulated input voltage with operating range 2.7V to 30V.
2 GND power_in Ground reference and thermal pad connection point for heat dissipation.
3 EN input Enable input; supply >0.9V to enable device, <0.4V to disable with 150nA shutdown current, or leave floating to enable; maximum voltage 6.5V.
4 NC unconnected No internal connection.
5 OUT power_out Regulated output voltage (1.2V to 6.5V depending on device variant); connect 2.2µF or larger ceramic capacitor to ground for stability.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: TPS70918QDBVRQ1
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tps70918qdbvrq1-etched.step / tps70918qdbvrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps70918qdbvrq1.step / tps70918qdbvrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (38 pp, sha256 ed3126ec0589e178, retrieved 2026-10-01, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF