Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS70151PWPR

Texas Instruments · Linear Voltage Regulators (LDO) · HTSSOP-20-EP

TPS70151PWPR from Texas Instruments, in a HTSSOP-20-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No connection
2 VIN1 power_in Input voltage for regulator 1; internal bias voltages powered from VIN1
3 VIN1 power_in Input voltage for regulator 1; internal bias voltages powered from VIN1
4 MR1 input Manual reset input 1, active low, internally pulled up with 6mA current source to VIN1
5 MR2 input Manual reset input 2, active low, internally pulled up with 6mA current source to VIN1
6 EN input Active low enable input; high voltage shuts down the device, low voltage enables the device
7 SEQ input Power-up sequence control input with internal 6mA pull-up to VIN1; SEQ high or open causes VOUT2 to power up first, SEQ low causes VOUT1 to power up first
8 GND power_in Ground
9 VIN2 power_in Input voltage for regulator 2
10 VIN2 power_in Input voltage for regulator 2
11 NC unconnected No connection
12 VOUT2 power_out Output voltage of regulator 2
13 VOUT2 power_out Output voltage of regulator 2
14 VSENSE2/FB2 input Regulator 2 output voltage sense input for fixed configurations or feedback input for adjustable configurations
15 RESET output Open drain SVS/power-on reset output, active low; goes to high impedance when VOUT2 reaches 95% of regulated voltage after 120ms delay
16 PG1 output Open drain power good output for regulator 1; goes to high impedance when VOUT1 reaches 95% of regulated voltage, otherwise pulled low
17 VSENSE1/FB1 input Regulator 1 output voltage sense input for fixed configurations or feedback input for adjustable configurations
18 VOUT1 power_out Output voltage of regulator 1
19 VOUT1 power_out Output voltage of regulator 1
20 NC unconnected No connection
21 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-20-EP
Category Power Supply Chip
Pins 21

CAD (KiCad official)

  • Symbol: TPS70151PWPR
  • Footprint: Package_SO:TSSOP-20-1EP_4.4x6.5mm_P0.65mm_EP2.15x3.35mm
  • 3D model: HTSSOP-20-EP, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.2 mm nominal TSSOP height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: tps70151pwpr-etched.step / tps70151pwpr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps70151pwpr.step / tps70151pwpr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (44 pp, sha256 d80cbe16566ccbe6, retrieved 2026-10-06, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF