← Commit history

Initial commit: component/tps65300qrhfrq1

Ray ·f59e513ef0 ·21h ago
2 files changed +325
README.mdadded+62
@@ -0,0 +1,62 @@+# TPS65300QRHFRQ1++**Texas Instruments** · DC-DC Converters · VQFN-24-EP(4x5)++TPS65300QRHFRQ1 from Texas Instruments, in a VQFN-24-EP(4x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | BOOT | passive | External bootstrap capacitor connected between BOOT and PH pins to provide voltage supply for internal high-side MOSFET gate drive, recharged on every recirculation cycle or approximately every fifth cycle at 100% duty cycle. |+| 2 | VIN | power_in | Unregulated input power supply with operating voltage range 5.6V to 40V (absolute maximum 45V transient), must be externally connected to VIN_D pin 24. |+| 3 | IGN_EN | input | High-voltage tolerant ignition enable input with operating range 0V to 40V (absolute maximum 45V), internally pulled to ground, must be externally pulled high to enable device operation. |+| 4 | BOOT_LDO | passive | External capacitor connection to ground for stabilization of internal regulated boot supply LDO that refreshes bootstrap capacitor every switching cycle. |+| 5 | NC | unconnected | No connection pin; leave open or connect to ground. |+| 6 | RT/CLK | bidirectional | External resistor connection to ground that programs buck converter switching frequency in range 2MHz to 3MHz, or alternatively accepts external clock input to synchronize switching frequency. |+| 7 | EN | input | Logic-level enable input with operating voltage range 0V to 5.25V, internally pulled to ground, device disabled when this pin is low. |+| 8 | 5V | power_out | Regulated 5V output supply requiring low-ESR ceramic capacitor to ground for loop stabilization and to prevent output voltage droop during load transients. |+| 9 | IGN_ST | tri_state | Active-low open-drain ignition status output with maximum voltage 5.5V; asserted low when IGN_EN input is low or open, must be connected to external bias voltage through resistor. |+| 10 | GND | power_in | Signal ground reference pin internally connected to exposed thermal pad; must be electrically connected to exposed pad and ground plane for proper thermal performance and current return paths. |+| 11 | NC | unconnected | No connection pin; leave open or connect to ground. |+| 12 | COMP | output | Error amplifier output with voltage range 0V to 7V used to connect external compensation network components for voltage-mode control loop. |+| 13 | VSENSE | input | Inverting input node of error amplifier with voltage range 0V to 5.5V; forms voltage-sense network with internal resistors to VREG output and compared against internal 2V reference. |+| 14 | 1.2VSENSE | input | Voltage sense node for 1.234V supply with operating range 0V to 5.5V; initiates current foldback to limit short-circuit current when voltage drops to approximately 0.6V. |+| 15 | 1.2VDRIVE | output | Output current source with voltage range 0V to 8V for driving base of external bipolar transistor to regulate 1.234V supply; current limiting protects pin on both source and sink. |+| 16 | 3.3VSENSE | input | Voltage sense node for 3.3V supply with operating range 0V to 5.5V; initiates current foldback to limit short-circuit current when voltage drops to approximately 1.65V. |+| 17 | 3.3VDRIVE | output | Output current source with voltage range 0V to 8V for driving base of external bipolar transistor to regulate 3.3V supply; current limiting protects pin on both source and sink. |+| 18 | SS | passive | External ceramic capacitor connection to ground that programs soft-start timing for buck regulator; charged by internal 50µA typical pull-up current source activated on IGN_EN rising edge. |+| 19 | DELAY | passive | External capacitor connection to ground that programs power-on-reset delay time; charged by internal source current once VREG, 3.3V, and 1.234V supplies all exceed 90% of regulated values. |+| 20 | VREG | power_out | Buck converter pre-regulator output at fixed 5.3V; requires ceramic capacitor (4.7µF to 10µF) to ground to ensure output voltage does not drop below reset threshold during load transients. |+| 21 | nRST | tri_state | Active-low open-drain reset output with maximum voltage 5.5V; asserted low until VREG, 3.3V, and 1.234V outputs reach regulation and power-on delay timer expires, must be connected to external bias voltage through resistor. |+| 22 | PGND | power_in | Power ground reference pin internally connected to exposed thermal pad; must be electrically connected to exposed pad and ground plane for proper thermal performance and current return paths. |+| 23 | PH | output | Phase node output with voltage range -1V to 45V providing floating voltage reference for internal high-side MOSFET gate-drive circuitry in buck converter. |+| 24 | VIN_D | power_in | Drain input for internal high-side MOSFET with operating voltage range 5.6V to 40V (absolute maximum 45V transient); must be externally connected to VIN pin 2. |+| 25 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | VQFN-24-EP(4x5) |+| Category | Power Management (PMIC) |+| Pins | 25 |++## CAD (KiCad official)++- Symbol: `TPS65300QRHFRQ1`+- Footprint: `Package_DFN_QFN:QFN-24-1EP_4x5mm_P0.5mm_EP2.65x3.65mm`+- 3D model: VQFN-24-EP(4x5) (KiCad packages3D, STEP)+- 3D model files: `tps65300qrhfrq1-etched.step` / `tps65300qrhfrq1-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tps65300qrhfrq1.step` / `tps65300qrhfrq1.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/tps65300-q1) (36 pp, sha256 `465d2056696ae9a5`, retrieved 2026-10-05, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/tps65300qrhfrq1-datasheet.pdf)
page.jsonadded+263
@@ -0,0 +1,263 @@+{+  "slug": "tps65300qrhfrq1",+  "version": "0.1.0",+  "type": "component",+  "description": "Texas Instruments DC-DC Converters, VQFN-24-EP(4x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "power management (pmic)",+    "tps65300qrhfrq1",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "tps65300qrhfrq1.kicad_sym",+    "tps65300qrhfrq1.kicad_mod",+    "tps65300qrhfrq1.glb",+    "tps65300qrhfrq1.step",+    "tps65300qrhfrq1.lbr",+    "docs/hero.png",+    "docs/tps65300qrhfrq1-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html",+    "tps65300qrhfrq1-hero.glb",+    "tps65300qrhfrq1-hero.overlay.json"+  ],+  "component": {+    "mpn": "TPS65300QRHFRQ1",+    "manufacturer": "Texas Instruments",+    "package": "VQFN-24-EP(4x5)",+    "pin_count": 25,+    "category": "Power Management (PMIC)",+    "subcategory": "DC-DC Converters",+    "datasheet": "https://www.ti.com/cn/lit/gpn/tps65300-q1",+    "parts": {+      "symbol": "tps65300qrhfrq1.kicad_sym",+      "footprint": "tps65300qrhfrq1.kicad_mod",+      "model_3d": "tps65300qrhfrq1-hero.glb",+      "model_3d_plain": "tps65300qrhfrq1.glb",+      "model_3d_step": "tps65300qrhfrq1-etched.step",+      "model_3d_step_plain": "tps65300qrhfrq1.step",+      "lbr": "tps65300qrhfrq1.lbr"+    },+    "distributor_links": {+      "lcsc": 2650304,+      "digikey": "296-40899-2-ND",+      "mouser": "595-TPS65300QRHFRQ1"+    },+    "distributor_check": {+      "checked_at": "2026-10-05T21:34:59Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "296-40899-2-ND",+        "status": "found",+        "lifecycle": "Active"+      },+      "mouser": {+        "pn": "595-TPS65300QRHFRQ1",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "BOOT",+        "type": "passive",+        "description": "External bootstrap capacitor connected between BOOT and PH pins to provide voltage supply for internal high-side MOSFET gate drive, recharged on every recirculation cycle or approximately every fifth cycle at 100% duty cycle."+      },+      {+        "number": "2",+        "name": "VIN",+        "type": "power_in",+        "description": "Unregulated input power supply with operating voltage range 5.6V to 40V (absolute maximum 45V transient), must be externally connected to VIN_D pin 24."+      },+      {+        "number": "3",+        "name": "IGN_EN",+        "type": "input",+        "description": "High-voltage tolerant ignition enable input with operating range 0V to 40V (absolute maximum 45V), internally pulled to ground, must be externally pulled high to enable device operation."+      },+      {+        "number": "4",+        "name": "BOOT_LDO",+        "type": "passive",+        "description": "External capacitor connection to ground for stabilization of internal regulated boot supply LDO that refreshes bootstrap capacitor every switching cycle."+      },+      {+        "number": "5",+        "name": "NC",+        "type": "unconnected",+        "description": "No connection pin; leave open or connect to ground."+      },+      {+        "number": "6",+        "name": "RT/CLK",+        "type": "bidirectional",+        "description": "External resistor connection to ground that programs buck converter switching frequency in range 2MHz to 3MHz, or alternatively accepts external clock input to synchronize switching frequency."+      },+      {+        "number": "7",+        "name": "EN",+        "type": "input",+        "description": "Logic-level enable input with operating voltage range 0V to 5.25V, internally pulled to ground, device disabled when this pin is low."+      },+      {+        "number": "8",+        "name": "5V",+        "type": "power_out",+        "description": "Regulated 5V output supply requiring low-ESR ceramic capacitor to ground for loop stabilization and to prevent output voltage droop during load transients."+      },+      {+        "number": "9",+        "name": "IGN_ST",+        "type": "tri_state",+        "description": "Active-low open-drain ignition status output with maximum voltage 5.5V; asserted low when IGN_EN input is low or open, must be connected to external bias voltage through resistor."+      },+      {+        "number": "10",+        "name": "GND",+        "type": "power_in",+        "description": "Signal ground reference pin internally connected to exposed thermal pad; must be electrically connected to exposed pad and ground plane for proper thermal performance and current return paths."+      },+      {+        "number": "11",+        "name": "NC",+        "type": "unconnected",+        "description": "No connection pin; leave open or connect to ground."+      },+      {+        "number": "12",+        "name": "COMP",+        "type": "output",+        "description": "Error amplifier output with voltage range 0V to 7V used to connect external compensation network components for voltage-mode control loop."+      },+      {+        "number": "13",+        "name": "VSENSE",+        "type": "input",+        "description": "Inverting input node of error amplifier with voltage range 0V to 5.5V; forms voltage-sense network with internal resistors to VREG output and compared against internal 2V reference."+      },+      {+        "number": "14",+        "name": "1.2VSENSE",+        "type": "input",+        "description": "Voltage sense node for 1.234V supply with operating range 0V to 5.5V; initiates current foldback to limit short-circuit current when voltage drops to approximately 0.6V."+      },+      {+        "number": "15",+        "name": "1.2VDRIVE",+        "type": "output",+        "description": "Output current source with voltage range 0V to 8V for driving base of external bipolar transistor to regulate 1.234V supply; current limiting protects pin on both source and sink."+      },+      {+        "number": "16",+        "name": "3.3VSENSE",+        "type": "input",+        "description": "Voltage sense node for 3.3V supply with operating range 0V to 5.5V; initiates current foldback to limit short-circuit current when voltage drops to approximately 1.65V."+      },+      {+        "number": "17",+        "name": "3.3VDRIVE",+        "type": "output",+        "description": "Output current source with voltage range 0V to 8V for driving base of external bipolar transistor to regulate 3.3V supply; current limiting protects pin on both source and sink."+      },+      {+        "number": "18",+        "name": "SS",+        "type": "passive",+        "description": "External ceramic capacitor connection to ground that programs soft-start timing for buck regulator; charged by internal 50µA typical pull-up current source activated on IGN_EN rising edge."+      },+      {+        "number": "19",+        "name": "DELAY",+        "type": "passive",+        "description": "External capacitor connection to ground that programs power-on-reset delay time; charged by internal source current once VREG, 3.3V, and 1.234V supplies all exceed 90% of regulated values."+      },+      {+        "number": "20",+        "name": "VREG",+        "type": "power_out",+        "description": "Buck converter pre-regulator output at fixed 5.3V; requires ceramic capacitor (4.7µF to 10µF) to ground to ensure output voltage does not drop below reset threshold during load transients."+      },+      {+        "number": "21",+        "name": "nRST",+        "type": "tri_state",+        "description": "Active-low open-drain reset output with maximum voltage 5.5V; asserted low until VREG, 3.3V, and 1.234V outputs reach regulation and power-on delay timer expires, must be connected to external bias voltage through resistor."+      },+      {+        "number": "22",+        "name": "PGND",+        "type": "power_in",+        "description": "Power ground reference pin internally connected to exposed thermal pad; must be electrically connected to exposed pad and ground plane for proper thermal performance and current return paths."+      },+      {+        "number": "23",+        "name": "PH",+        "type": "output",+        "description": "Phase node output with voltage range -1V to 45V providing floating voltage reference for internal high-side MOSFET gate-drive circuitry in buck converter."+      },+      {+        "number": "24",+        "name": "VIN_D",+        "type": "power_in",+        "description": "Drain input for internal high-side MOSFET with operating voltage range 5.6V to 40V (absolute maximum 45V transient); must be externally connected to VIN pin 2."+      },+      {+        "number": "25",+        "name": "EP",+        "type": "passive",+        "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.3",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.3",+        "primary_model": "claude-haiku-4-5-20251001",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-5-5",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [+          "extractor flagged: VREG (pin 20) Pin Functions table I/O column indicates 'I' (input) but description explicitly states",+          "exposed pad 25 added from the footprint"+        ],+        "pages_sent": 10,+        "cost_usd": 0.1674,+        "at": "2026-10-05T21:34:45"+      },+      "datasheet": {+        "url": "https://www.ti.com/cn/lit/gpn/tps65300-q1",+        "pages": 36,+        "sha256": "465d2056696ae9a5",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 25,+        "described": 25,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file