component

TPS65288RHAR

Public Made by Adom

by adom

Texas Instruments DC-DC Converters, VQFN-40-EP(6x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps65288rharfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 28d ago
viewers tps65288rhar: viewers · Ray 28d ago
package.json Publish 0.1.0 · Ray 28d ago
page.json Set visibility: public · Ray 28d ago
README.md Publish 0.1.0 · Ray 28d ago
tps65288rhar-etched.glb tps65288rhar: factory component page (tier=lcsc) · Ray 28d ago
tps65288rhar-etched.step tps65288rhar: factory component page (tier=lcsc) · Ray 28d ago
tps65288rhar-hero.glb tps65288rhar: hero GLB from the etched model (keeps the MPN mark) · Ray 28d ago
tps65288rhar-hero.overlay.json Publish 0.1.0 · Ray 28d ago
tps65288rhar.glb Publish 0.1.0 · Ray 28d ago
tps65288rhar.kicad_mod Publish 0.1.0 · Ray 28d ago
tps65288rhar.kicad_sym Publish 0.1.0 · Ray 28d ago
tps65288rhar.lbr Publish 0.1.0 · Ray 28d ago
tps65288rhar.step Publish 0.1.0 · Ray 28d ago

TPS65288RHAR

Texas Instruments · DC-DC Converters · VQFN-40-EP(6x6)

TPS65288RHAR from Texas Instruments, in a VQFN-40-EP(6x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RLIM3 input Current limit setting for Buck3; fit a resistor to ground to set the peak current limit on the output inductor.
2 SS3 input Soft start pin for Buck3; fit a small ceramic capacitor to set the converter soft start time.
3 COMP3 output Compensation for Buck3; fit a series RC circuit to complete the compensation circuit of this converter.
4 FB3 input Feedback pin for Buck3; connect a divider set to 0.8 V from the converter output to ground.
5 USB2_EN input Enable input for USB2 switch; high turns on the switch.
6 ROSC input Oscillator set; the resistor on this pin sets the frequency of the internal autonomous clock (0.3 to 2.2 MHz).
7 FB1 input Feedback pin for Buck1; connect a divider set to 0.8 V from the converter output to ground.
8 COMP1 output Compensation pin for Buck1; fit a series RC circuit to complete the compensation circuit of this converter.
9 SS1 input Soft-start pin for Buck1; fit a small ceramic capacitor to set the converter soft-start time.
10 RLIM1 input Current limit setting pin for Buck1; fit a resistor to ground to set the peak current limit on the output inductor.
11 EN1 input Enable pin for Buck1; a high signal enables the regulator, and a small ceramic capacitor to ground gives a delayed start-up.
12 BST1 passive Bootstrap capacitor pin for Buck1; fit a 47-nF ceramic capacitor from this pin to the switching node.
13 VIN1 power_in Input supply for Buck1 (4.5 to 18 V); fit a 10-µF ceramic capacitor close to this pin.
14 LX1 power_out Switching node for Buck1 (pins 14 and 15 are both LX1).
15 LX1 power_out Switching node for Buck1 (pins 14 and 15 are both LX1).
16 LX2 power_out Switching node for Buck2 (pins 16 and 17 are both LX2).
17 LX2 power_out Switching node for Buck2 (pins 16 and 17 are both LX2).
18 VIN2 power_in Input supply for Buck2 (4.5 to 18 V); fit a 10-µF ceramic capacitor close to this pin.
19 BST2 passive Bootstrap capacitor pin for Buck2; fit a 47-nF ceramic capacitor from this pin to the switching node.
20 EN2 input Enable pin for Buck2; a high signal enables the regulator, and a small ceramic capacitor to ground gives a delayed start-up.
21 RLIM2 input Current limit setting pin for Buck2; fit a resistor to ground to set the peak current limit on the output inductor.
22 SS2 input Soft-start pin for Buck2; fit a small ceramic capacitor to set the converter soft-start time.
23 COMP2 output Compensation pin for Buck2; fit a series RC circuit to complete the compensation circuit of this converter.
24 FB2 input Feedback input for Buck2; connect a divider set to 0.8 V from the converter output to ground.
25 F_PWM input Forces PWM operation in all converters when high; when low the converters operate in automatic PFM/PWM mode.
26 USB2_nFAULT output USB2 fault flag, open drain, active low, asserted when over-current or over-temperature is detected in the switch.
27 PGOOD output Power good open-drain output asserted low until all converters are sequenced and within regulation; polarity is factory selectable (active high default).
28 V7V power_out Internal supply; connect a 4.7-µF to 10-µF ceramic capacitor from this pin to ground.
29 V3V power_out Internal supply; connect a 3.3-µF to 10-µF ceramic capacitor from this pin to ground.
30 USB2_VO power_out USB2 switch output.
31 USB2_VIN power_in USB2 switch input supply.
32 USB1_VIN power_in USB1 switch input supply.
33 USB1_VO power_out USB1 switch output.
34 USB1_EN input Enable input for USB1 switch; high turns on the switch.
35 USB1_nFAULT output USB1 fault flag, open drain, active low, asserted when over-current or over-temperature is detected in the switch.
36 LX3 power_out Switching node for Buck3 (pins 36 and 37 are both LX3).
37 LX3 power_out Switching node for Buck3 (pins 36 and 37 are both LX3).
38 VIN3 power_in Input supply for Buck3 (4.5 to 18 V); fit a 10-µF ceramic capacitor close to this pin.
39 BST3 passive Bootstrap capacitor pin for Buck3; fit a 47-nF ceramic capacitor from this pin to the switching node.
40 EN3 input Enable pin for Buck3; a high signal enables the converter, and a small ceramic capacitor to ground gives a delayed start-up.
41 PowerPAD power_in PowerPAD; connect to system ground for electrical and thermal connection.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-40-EP(6x6)
Category Power Management (PMIC)
Pins 41

CAD (KiCad official)

  • Symbol: TPS65288RHAR
  • Footprint: Package_DFN_QFN:QFN-40-1EP_6x6mm_P0.5mm_EP4.6x4.6mm
  • 3D model: VQFN-40-EP(6x6) (KiCad packages3D, STEP)
  • 3D model files: tps65288rhar-etched.step / tps65288rhar-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps65288rhar.step / tps65288rhar.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (40 pp, sha256 1a969eb35da75f38, retrieved 2026-10-12, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF