component

TPS65257RHAR

Public Made by Adom

by adom

Texas Instruments DC-DC Converters, VQFN-40-EP(6x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps65257rharfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 19d ago
viewers tps65257rhar: viewers · Ray 19d ago
package.json Publish 0.1.0 · Ray 19d ago
page.json Set visibility: public · Ray 19d ago
README.md Publish 0.1.0 · Ray 19d ago
tps65257rhar-etched.glb tps65257rhar: factory component page (tier=lcsc) · Ray 19d ago
tps65257rhar-etched.step tps65257rhar: factory component page (tier=lcsc) · Ray 19d ago
tps65257rhar-hero.glb tps65257rhar: hero GLB from the etched model (keeps the MPN mark) · Ray 19d ago
tps65257rhar-hero.overlay.json Publish 0.1.0 · Ray 19d ago
tps65257rhar.glb Publish 0.1.0 · Ray 19d ago
tps65257rhar.kicad_mod Publish 0.1.0 · Ray 19d ago
tps65257rhar.kicad_sym Publish 0.1.0 · Ray 19d ago
tps65257rhar.lbr Publish 0.1.0 · Ray 19d ago
tps65257rhar.step Publish 0.1.0 · Ray 19d ago

TPS65257RHAR

Texas Instruments · DC-DC Converters · VQFN-40-EP(6x6)

TPS65257RHAR from Texas Instruments, in a VQFN-40-EP(6x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RLIM3 input Current limit setting for Buck3; a resistor from this pin to ground sets the peak current limit on the output inductor.
2 SS3 input Soft start pin for Buck3; a small ceramic capacitor on this pin sets the converter soft start time.
3 COMP3 output Compensation for Buck3; a series RC circuit on this pin completes the converter compensation.
4 FB3 input Feedback pin for Buck3; connect a divider set to 0.8 V from the converter output to ground.
5 PB_IN input Push button input (active low); rated 10 kV HBM ESD.
6 ROSC input Oscillator set; an external resistor (50 kΩ to 600 kΩ) sets the frequency of the internal clock (0.3 to 2.2 MHz).
7 FB1 input Feedback pin for Buck1; connect a divider set to 0.8 V from the converter output to ground.
8 COMP1 output Compensation pin for Buck1; a series RC circuit on this pin completes the converter compensation.
9 SS1 input Soft-start pin for Buck1; a small ceramic capacitor on this pin sets the converter soft-start time.
10 RLIM1 input Current limit setting pin for Buck1; a resistor from this pin to ground sets the peak current limit on the output inductor.
11 EN1 input Enable pin for Buck1; a high signal enables the regulator, and a small capacitor to ground delays start-up.
12 BST1 passive Bootstrap capacitor for Buck1; fit a 47-nF ceramic capacitor from this pin to the switching node.
13 VIN1 power_in Input supply for Buck1 (4.5 V to 16 V); fit a 10-µF ceramic capacitor close to this pin.
14 LX1 output Switching node for Buck1 (pins 14 and 15 are the same net).
15 LX1 output Switching node for Buck1 (pins 14 and 15 are the same net).
16 LX2 output Switching node for Buck2 (pins 16 and 17 are the same net).
17 LX2 output Switching node for Buck2 (pins 16 and 17 are the same net).
18 VIN2 power_in Input supply for Buck2 (4.5 V to 16 V); fit a 10-µF ceramic capacitor close to this pin.
19 BST2 passive Bootstrap capacitor for Buck2; fit a 47-nF ceramic capacitor from this pin to the switching node.
20 EN2 input Enable pin for Buck2; a high signal enables the regulator, and a small capacitor to ground delays start-up.
21 RLIM2 input Current limit setting pin for Buck2; a resistor from this pin to ground sets the peak current limit on the output inductor.
22 SS2 input Soft-start pin for Buck2; a small ceramic capacitor on this pin sets the converter soft-start time.
23 COMP2 output Compensation pin for Buck2; a series RC circuit on this pin completes the converter compensation.
24 FB2 input Feedback input for Buck2; connect a divider set to 0.8 V from the converter output to ground.
25 F_PWM input Forces PWM operation in all converters when high; when low the converters operate in automatic PFM/PWM mode.
26 INT output Open drain interrupt output.
27 PGOOD output Open drain power-good output, asserted after all converters are sequenced and within regulation; polarity is factory selectable (active high default).
28 V7V power_out Internal 6.25 V supply; connect a 4.7-µF to 10-µF ceramic capacitor from this pin to ground.
29 V3V power_out Internal 3.3 V supply; connect a 3.3-µF to 10-µF ceramic capacitor from this pin to ground.
30 GND power_in Ground.
31 IC input This pin should be connected to the V7V pin.
32 USB_VIN power_in USB switch input supply (absolute maximum -0.3 to 7 V).
33 USB_Vo power_out USB switch output, supplying up to 1 A to downstream USB devices.
34 USB_EN input USB switch enable input; high turns on the switch.
35 USB_nFAULT output USB fault flag output, open drain, active low; asserted when overcurrent or overtemperature is detected in the switch.
36 LX3 output Switching node for Buck3 (pins 36 and 37 are the same net).
37 LX3 output Switching node for Buck3 (pins 36 and 37 are the same net).
38 VIN3 power_in Input supply for Buck3 (4.5 V to 16 V); fit a 10-µF ceramic capacitor close to this pin.
39 BST3 passive Bootstrap capacitor for Buck3; fit a 47-nF ceramic capacitor from this pin to the switching node.
40 EN3 input Enable pin for Buck3; a high signal enables the converter, and a small capacitor to ground delays start-up.
41 PowerPAD power_in PowerPAD; connect to system ground for electrical and thermal connection.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-40-EP(6x6)
Category Power Management (PMIC)
Pins 41

CAD (KiCad official)

  • Symbol: TPS65257RHAR
  • Footprint: Package_DFN_QFN:QFN-40-1EP_6x6mm_P0.5mm_EP4.6x4.6mm
  • 3D model: VQFN-40-EP(6x6) (KiCad packages3D, STEP)
  • 3D model files: tps65257rhar-etched.step / tps65257rhar-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps65257rhar.step / tps65257rhar.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (43 pp, sha256 878873c6c0906983, retrieved 2026-10-11, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF