Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS65251-1RHAR

Texas Instruments · DC-DC Converters · VQFN-40-EP(6x6)

TPS65251-1RHAR from Texas Instruments, in a VQFN-40-EP(6x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RLIM3 input Current-limit setting for Buck 3; a resistor from this pin to ground sets the peak current limit on the output inductor.
2 SS3 input Soft-start pin for Buck 3; a small ceramic capacitor on this pin sets the converter soft-start time.
3 COMP3 output Buck 3 compensation pin; a series RC circuit on this pin completes the converter compensation network.
4 FB3 input Buck 3 feedback input; connect a divider set to 0.8 V from the converter output to ground.
5 SYNC input Synchronous clock input for the oscillator; connect to GND when not used.
6 ROSC input Oscillator set pin; the resistor sets the internal clock frequency, and if external synchronization is used it should be set to about 70% of the external clock frequency.
7 FB1 input Buck 1 feedback pin; connect a divider set to 0.8 V from the converter output to ground.
8 COMP1 output Buck 1 compensation pin; a series RC circuit on this pin completes the converter compensation network.
9 SS1 input Soft-start pin for Buck 1; a small ceramic capacitor on this pin sets the converter soft-start time.
10 RLIM1 input Current-limit setting pin for Buck 1; a resistor from this pin to ground sets the peak current limit on the output inductor.
11 EN1 input Enable pin for Buck 1; a low level disables the converter, an open pin is pulled up weakly to V3V for automatic enable, and a small ceramic capacitor to ground adds a delayed start-up.
12 BST1 input Bootstrap pin for Buck 1; fit a 47-nF ceramic capacitor from this pin to the switching node.
13 VIN1 power_in Input supply for Buck 1; fit a 10-µF ceramic capacitor close to this pin.
14 LX1 output Switching node for Buck 1.
15 LX1 output Switching node for Buck 1.
16 LX2 output Switching node for Buck 2.
17 LX2 output Switching node for Buck 2.
18 VIN2 power_in Input supply for Buck 2; fit a 10-µF ceramic capacitor close to this pin.
19 BST2 input Bootstrap pin for Buck 2; fit a 47-nF ceramic capacitor from this pin to the switching node.
20 EN2 input Enable pin for Buck 2; a low level disables the converter, an open pin is pulled up weakly to V3V for automatic enable, and a small ceramic capacitor to ground adds a delayed start-up.
21 RLIM2 input Current-limit setting for Buck 2; a resistor from this pin to ground sets the peak current limit on the output inductor.
22 SS2 input Soft-start pin for Buck 2; a small ceramic capacitor on this pin sets the converter soft-start time.
23 COMP2 output Buck 2 compensation pin; a series RC circuit on this pin completes the converter compensation network.
24 FB2 input Buck 2 feedback input; connect a divider set to 0.8 V from the converter output to ground.
25 LOW_P input Active-high low-power operation mode input for the TPS65251.
26 GND power_in Ground pin.
27 PGOOD output Power-good open-drain output, asserted after all converters are sequenced and within regulation; active-high by default, with polarity factory-selectable.
28 V7V power_out Internal supply; connect a 10-µF ceramic capacitor from this pin to ground.
29 V3V power_out Internal supply; connect a 3.3- to 10-µF ceramic capacitor from this pin to ground.
30 AGND power_in Analog ground; connect all GND pins and the power pad together.
31 GND power_in Ground pin.
32 VIN power_in Input supply pin (one of three VIN pins that share the input supply).
33 VIN power_in Input supply pin (one of three VIN pins that share the input supply).
34 VIN power_in Input supply pin (one of three VIN pins that share the input supply).
35 GND power_in Ground pin.
36 LX3 output Switching node for Buck 3.
37 LX3 output Switching node for Buck 3.
38 VIN3 power_in Input supply for Buck 3; fit a 10-µF ceramic capacitor close to this pin.
39 BST3 input Bootstrap pin for Buck 3; fit a 47-nF ceramic capacitor from this pin to the switching node.
40 EN3 input Enable pin for Buck 3; a low level disables the converter, an open pin is pulled up weakly to V3V for automatic enable, and a small ceramic capacitor to ground adds a delayed start-up.
41 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-40-EP(6x6)
Category Power Management (PMIC)
Pins 41

CAD (KiCad official)

  • Symbol: TPS65251-1RHAR
  • Footprint: Package_DFN_QFN:QFN-40-1EP_6x6mm_P0.5mm_EP4.6x4.6mm
  • 3D model: VQFN-40-EP(6x6) (KiCad packages3D, STEP)
  • 3D model files: tps65251-1rhar-etched.step / tps65251-1rhar-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps65251-1rhar.step / tps65251-1rhar.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (47 pp, sha256 ccc6de3dc205a000, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF