component

TPS65192RHDR

Public Made by Adom

by adom

Texas Instruments Video Interface ICs, VQFN-28-EP(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterfacetps65192rhdrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 13d ago
viewers tps65192rhdr: viewers · Ray 13d ago
package.json Publish 0.1.0 · Ray 13d ago
page.json Set visibility: public · Ray 13d ago
README.md Initial commit: component/tps65192rhdr · Ray 13d ago
tps65192rhdr-etched.glb tps65192rhdr: factory component page (tier=lcsc) · Ray 13d ago
tps65192rhdr-etched.step tps65192rhdr: factory component page (tier=lcsc) · Ray 13d ago
tps65192rhdr-hero.glb tps65192rhdr: hero GLB from the etched model (keeps the MPN mark) · Ray 12d ago
tps65192rhdr-hero.overlay.json Publish 0.1.0 · Ray 13d ago
tps65192rhdr.glb Publish 0.1.0 · Ray 13d ago
tps65192rhdr.kicad_mod Publish 0.1.0 · Ray 13d ago
tps65192rhdr.kicad_sym Publish 0.1.0 · Ray 13d ago
tps65192rhdr.lbr Publish 0.1.0 · Ray 13d ago
tps65192rhdr.step Publish 0.1.0 · Ray 13d ago

TPS65192RHDR

Texas Instruments · Video Interface ICs · VQFN-28-EP(5x5)

TPS65192RHDR from Texas Instruments, in a VQFN-28-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN9 input Level shifter channel 9 input; connect to GND if not used.
2 IN8 input Level shifter channel 8 input; connect to GND if not used.
3 IN7 input Level shifter channel 7 input; connect to GND if not used.
4 IN6 input Level shifter channel 6 input; connect to GND if not used.
5 IN5 input Level shifter channel 5 input; connect to GND if not used.
6 IN4 input Level shifter channel 4 input; connect to GND if not used.
7 IN3 input Level shifter channel 3 input; connect to GND if not used.
8 IN2 input Level shifter channel 2 input; connect to GND if not used.
9 IN1 input Level shifter channel 1 input; connect to GND if not used.
10 VGH1 power_in Positive supply for level shifter channels 1 through 7 and the discharge function; bypass with a parallel 10 µF and 100 nF ceramic capacitor combination.
11 VGL power_in Negative supply; bypass with a parallel 10 µF and 100 nF ceramic capacitor combination.
12 VGH2 power_in Positive supply for level shifter channels 8 and 9; bypass with a parallel 10 µF and 100 nF ceramic capacitor combination.
13 OUT1 output Level shifter channel 1 output; leave floating if not used.
14 OUT2 output Level shifter channel 2 output; leave floating if not used.
15 OUT3 output Level shifter channel 3 output; leave floating if not used.
16 OUT4 output Level shifter channel 4 output; leave floating if not used.
17 OUT5 output Level shifter channel 5 output; leave floating if not used.
18 OUT6 output Level shifter channel 6 output; leave floating if not used.
19 OUT7 output Level shifter channel 7 output; leave floating if not used.
20 OUT8 output Level shifter channel 8 output; leave floating if not used.
21 OUT9 output Level shifter channel 9 output; leave floating if not used.
22 DISCHARGE output Panel discharge output; leave floating if not used.
23 GND power_in Ground reference for the device; all voltage ratings are specified with respect to this pin.
24 RE output Gate voltage shaping discharge resistor connection; leave floating if not used.
25 FLK3 input Gate voltage shaping flicker clock input for channels 3 and 6; connect to GND if not used.
26 FLK2 input Gate voltage shaping flicker clock input for channels 2 and 5; connect to GND if not used.
27 FLK1 input Gate voltage shaping flicker clock input for channels 1 and 4; connect to GND if not used.
28 VSENSE input Panel discharge voltage sense input; connect to GND if not used.
29 Exposed Thermal Die Pad power_in Thermal pad electrically connected to VGL; it must not be connected to the PCB ground plane.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-28-EP(5x5)
Category Interface
Pins 29

CAD (KiCad official)

  • Symbol: TPS65192RHDR
  • Footprint: Package_DFN_QFN:QFN-28-1EP_5x5mm_P0.5mm_EP3.35x3.35mm
  • 3D model: VQFN-28-EP(5x5) (KiCad packages3D, STEP)
  • 3D model files: tps65192rhdr-etched.step / tps65192rhdr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps65192rhdr.step / tps65192rhdr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (26 pp, sha256 1be332e7957c610c, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF