Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TPS65178RSLR

Texas Instruments · Power Management Specialized - PMIC · VQFN-48-EP(6x6)

TPS65178RSLR from Texas Instruments, in a VQFN-48-EP(6x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT4 input Buck 4 converter (VEPI) output voltage sense pin.
2 SWB4 bidirectional Buck 4 converter (VEPI) switch pin.
3 RST output Reset generator open drain output pin.
4 OUT1 input Buck 1 converter (VCC) output voltage sense pin; also the input pin for the buck 2 and buck 4 converters.
5 OUT2 input Buck 2 converter (VCORE) output voltage sense pin.
6 SWB2 bidirectional Buck 2 converter (VCORE) switch pin.
7 PGND2 power_in Buck 2 converter (VCORE) power ground pin.
8 SWB1 bidirectional Buck 1 converter (VCC) switch pin.
9 SWB1 bidirectional Buck 1 converter (VCC) switch pin.
10 NC unconnected Not connected.
11 PVINB1 input Buck 1 converter (VCC) input supply pin; input capacitor CIN_BUCK1 of 10 µF is recommended.
12 PVINB1 input Buck 1 converter (VCC) input supply pin; input capacitor CIN_BUCK1 of 10 µF is recommended.
13 AVIN input Internal regulator supply pin; input voltage range is 8.6 V to 14.7 V (12 V typical).
14 PVINB3 input Buck 3 converter (HVDD) power input pin.
15 SWB3 bidirectional Buck 3 converter (HVDD) switch pin.
16 OUT3 input Buck 3 converter (HVDD) output voltage sense pin.
17 PGND3 power_in Buck 3 converter (HVDD) power ground pin.
18 PGND power_in Boost converter (VDD) power ground pin.
19 PGND power_in Boost converter (VDD) power ground pin.
20 SW bidirectional Boost converter (VDD) switch pin.
21 SW bidirectional Boost converter (VDD) switch pin.
22 SWI input Isolation switch input pin, connected to the internal overvoltage protection comparator of the boost converter.
23 SWO output Isolation switch output pin (VDD).
24 AGND power_in Analog ground pin; connect this pin to the PowerPAD exposed pad.
25 SS output Boost converter (VDD) soft-start pin; connect a capacitor to this pin if soft-start is needed, open means no soft-start.
26 COMP bidirectional Boost converter (VDD) compensation pin.
27 SCL bidirectional I2C clock pin; high input level at least 2 V and low input level at most 0.8 V for AVIN 8.6 V to 14.7 V.
28 SDA bidirectional I2C data pin; high input level at least 2 V and low input level at most 0.8 V for AVIN 8.6 V to 14.7 V.
29 VL output Internal regulator output pin; connect an output capacitor to this pin (1 µF recommended on VL).
30 TCOMP input Temperature compensation input pin; connect the thermistor / pull-up resistor network to this pin.
31 CTRLP output Positive charge pump (VGH) base drive signal pin.
32 VGH input Positive charge pump (VGH) output voltage sense pin.
33 SWP bidirectional Positive charge pump (VGH) switch pin.
34 SWN bidirectional Negative charge pump (VGL) switch pin.
35 VGL input Negative charge pump (VGL) output voltage sense pin.
36 CTRLN output Negative charge pump (VGL) base drive signal pin.
37 GMA1 output Gamma buffer 1 output pin (DAC output).
38 GMA2 output Gamma buffer 2 output pin (DAC output).
39 GMA3 output Gamma buffer 3 output pin (DAC output).
40 GMA4 output Gamma buffer 4 output pin (DAC output).
41 GMA5 output Gamma buffer 5 output pin (DAC output).
42 GMA6 output Gamma buffer 6 output pin (DAC output).
43 VCOM input VCOM output sense pin.
44 NEG output VCOM inverting pin.
45 POS output VCOM non-inverting pin; DAC output for the VCOM reference.
46 VCOMFB input VCOM panel feedback pin.
47 DYN input Dynamic VCOM gain select pin; high input level at least 1.5 V and low input level at most 0.5 V for AVIN 8.6 V to 14.7 V.
48 PGND4 power_in Buck 4 converter (VEPI) power ground pin.
49 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-48-EP(6x6)
Category Power Supply Chip
Pins 49

CAD (KiCad official)

  • Symbol: TPS65178RSLR
  • Footprint: Package_DFN_QFN:QFN-48-1EP_6x6mm_P0.4mm_EP4.2x4.2mm
  • 3D model: VQFN-48-EP(6x6), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.9 mm nominal QFN height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: tps65178rslr-etched.step / tps65178rslr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps65178rslr.step / tps65178rslr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (61 pp, sha256 ffafe4d0d4361b46, retrieved 2026-10-10, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF