component
TPS65177ARHAR
Public Made by Adomby adom
Texas Instruments Power Management - Specialized, VQFN-40-EP(6x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTPS65177ARHAR
Texas Instruments · Power Management - Specialized · VQFN-40-EP(6x6)
TPS65177ARHAR from Texas Instruments, in a VQFN-40-EP(6x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | INBK1 | power_in | Buck 1 converter (V(IO)) supply pin, internally connected to INBK3, requires buffer capacitor. |
| 2 | INBK1 | power_in | Buck 1 converter (V(IO)) supply pin, internally connected to INBK3, requires buffer capacitor. |
| 3 | NC | unconnected | Not connected. |
| 4 | SDA | bidirectional | I2C data pin for serial communication. |
| 5 | SCL | input | I2C clock pin for serial communication. |
| 6 | A0 | input | I2C address select pin. |
| 7 | HVS | input | High Voltage Stress Mode enable pin for Boost and Buck 3 converter. |
| 8 | INVL | power_out | Internal logic supply pin, requires buffer capacitor. |
| 9 | AGND | power_in | Analog ground pin for internal circuitry. |
| 10 | COMP | bidirectional | Boost converter (V(AVDD)) compensation pin. |
| 11 | VL | power_out | Internal 5V regulator output pin, connect buffer capacitor. |
| 12 | NTC | input | Thermal resistor sense pin. |
| 13 | PGND1 | power_in | Boost converter (V(AVDD)) power ground pin. |
| 14 | PGND1 | power_in | Boost converter (V(AVDD)) power ground pin. |
| 15 | SW | output | Boost converter (V(AVDD)) switch pin, avoid long traces to diode and inductor. |
| 16 | SW | output | Boost converter (V(AVDD)) switch pin, avoid long traces to diode and inductor. |
| 17 | SWI | input | Isolation switch input pin. |
| 18 | SWO | output | Isolation switch output pin. |
| 19 | NC | unconnected | Not connected. |
| 20 | VGL | input | Negative Charge Pump (V(GL)) voltage sense pin. |
| 21 | DRVN | output | Negative Charge Pump (V(GL)) base drive output pin. |
| 22 | DRVP | input | Positive charge pump (V(GH)) base drive input pin. |
| 23 | VGH | input | Positive charge pump (V(GH)) output voltage sense and Gate Pulse Modulation supply pin. |
| 24 | VGHM | bidirectional | Gate Pulse Modulation output pin. |
| 25 | RE | output | Slope adjustment output of Gate Pulse Modulation. |
| 26 | INBK3 | power_in | Buck 3 converter (V(HAVDD)) supply pin, internally connected to INBK1, requires buffer capacitor. |
| 27 | NC | unconnected | Not connected. |
| 28 | SWBK3 | output | Buck 3 converter (V(HAVDD)) switch pin, avoid long traces to inductor. |
| 29 | PGND3 | power_in | Buck 3 converter (V(HAVDD)) power ground pin. |
| 30 | VHAVDD | input | Buck 3 converter (V(HAVDD)) voltage sense pin. |
| 31 | EN | input | Enable pin for Isolation Switch, Boost converter and Buck 3 converter. |
| 32 | PGND2 | power_in | Buck 2 converter (V(CORE)) power ground pin. |
| 33 | SWBK2 | output | Buck 2 converter (V(CORE)) switch pin, avoid long traces to inductor. |
| 34 | VCORE | power_in | Buck 2 converter (V(CORE)) output voltage sense pin. |
| 35 | CTRL | input | Gate Pulse Modulation control pin. |
| 36 | INBK2 | power_in | Buck 2 converter (V(CORE)) supply pin, requires buffer capacitor. |
| 37 | VIO | input | Buck 1 converter (V(IO)) output voltage sense pin. |
| 38 | SWBK1 | output | Buck 1 converter (V(IO)) switch pin, avoid long traces to diode and inductor. |
| 39 | SWBK1 | output | Buck 1 converter (V(IO)) switch pin, avoid long traces to diode and inductor. |
| 40 | NC | unconnected | Not connected. |
| 41 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VQFN-40-EP(6x6) |
| Category | Power Management (PMIC) |
| Pins | 41 |
CAD (KiCad official)
- Symbol:
TPS65177ARHAR - Footprint:
Package_DFN_QFN:QFN-40-1EP_6x6mm_P0.5mm_EP4.6x4.6mm - 3D model: VQFN-40-EP(6x6) (KiCad packages3D, STEP)
- 3D model files:
tps65177arhar-etched.step/tps65177arhar-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps65177arhar.step/tps65177arhar.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (68 pp, sha256
b1b38895449e4d48, retrieved 2026-10-06, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).