component

TPS65154RSLR

Public Made by Adom

by adom

Texas Instruments Power Management Specialized - PMIC, VQFN-48-EP(6x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower supply chiptps65154rslrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TPS65154RSLR

Texas Instruments · Power Management Specialized - PMIC · VQFN-48-EP(6x6)

TPS65154RSLR from Texas Instruments, in a VQFN-48-EP(6x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No internal connection.
2 BSUP power_in Positive supply for the VCOM buffer, with a recommended input range of 6.5 V to 9.6 V.
3 AVDD input Boost converter 1 output voltage sense; AVDD output range is 6.5 V to 9.6 V.
4 AVDD power_out Boost converter 1 rectifier output; AVDD output range is 6.5 V to 9.6 V.
5 SW1 passive Boost converter 1 switch pin; the switch current limit is 2.4 A to 3.6 A.
6 PGND power_in Ground.
7 VIN power_in Positive supply with a normal-operation input voltage range of 2.0 V to 5.5 V.
8 VCC power_out Linear regulator output with an output voltage range of 1.0 V to 2.5 V and a 300 mA output current.
9 PGND power_in Ground.
10 SW2 passive Boost converter 2 switch pin; the pin voltage limit is 30 V.
11 VGH power_out VGH regulation point and positive supply for the gate voltage shaping function, with an output voltage range of 18 V to 25.5 V.
12 NC unconnected No internal connection.
13 NC unconnected No internal connection.
14 VGHM power_out Gate voltage shaping output.
15 RE bidirectional Gate voltage shaping discharge resistor connection.
16 FLK input Gate voltage shaping flicker clock input with a VIH threshold of 1.2 V and a VIL threshold of 0.6 V.
17 COMP2 bidirectional Internal linear regulator compensation network connection.
18 VGL power_out Negative charge pump output and VGL regulation point, with an output voltage range of -5 V to -8 V.
19 C1A passive Negative charge pump flying capacitor connection.
20 C1B passive Negative charge pump flying capacitor connection.
21 RST bidirectional Reset generator output; the VOL limit is 0.5 V maximum at 1 mA sinking.
22 XAO bidirectional Panel discharge generator output.
23 ISET bidirectional WLED driver current-setting resistor connection, with an ISET regulation voltage of 1.0 V.
24 NC unconnected No internal connection.
25 NC unconnected No internal connection.
26 AGND power_in Ground.
27 IFB6 bidirectional WLED driver channel 6 output with a maximum current of 40 mA.
28 IFB5 bidirectional WLED driver channel 5 output with a maximum current of 40 mA.
29 IFB4 bidirectional WLED driver channel 4 output with a maximum current of 40 mA.
30 IFB3 bidirectional WLED driver channel 3 output with a maximum current of 40 mA.
31 IFB2 bidirectional WLED driver channel 2 output with a maximum current of 40 mA.
32 IFB1 bidirectional WLED driver channel 1 output with a maximum current of 40 mA.
33 PGND power_in Ground.
34 SW3 passive WLED driver boost converter switch pin; the pin voltage limit is 40 V.
35 OVP bidirectional WLED driver boost converter output voltage sensing pin; the OVP range is 30 V to 39 V.
36 NC unconnected No internal connection.
37 NC unconnected No internal connection.
38 PWM bidirectional WLED driver PWM input with a VIH threshold of 1.2 V and a VIL threshold of 0.6 V.
39 EN bidirectional WLED driver enable input with a VIH threshold of 1.5 V and a VIL threshold of 0.6 V.
40 COMP3 bidirectional WLED driver boost converter compensation network connection.
41 WP bidirectional EEPROM write protect input.
42 SDA bidirectional I2C data line.
43 SCL bidirectional I2C clock line.
44 NEG bidirectional VCOM buffer inverting input.
45 VCOM bidirectional VCOM buffer output.
46 COMP1 bidirectional Boost converter 1 compensation network connection.
47 BGND power_in Ground.
48 NC unconnected No internal connection.
49 GND passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-48-EP(6x6)
Category Power Supply Chip
Pins 49

CAD (KiCad official)

  • Symbol: TPS65154RSLR
  • Footprint: Package_DFN_QFN:QFN-48-1EP_6x6mm_P0.4mm_EP4.2x4.2mm
  • 3D model: VQFN-48-EP(6x6), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.9 mm nominal QFN height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: tps65154rslr-etched.step / tps65154rslr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps65154rslr.step / tps65154rslr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (88 pp, sha256 ebc0e08e713556b5, retrieved 2026-10-11, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF