Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TPS62A03ADRLR

Texas Instruments · DC-DC Converters · SOT-563

TPS62A03ADRLR from Texas Instruments, in a SOT-563. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground pin; connect the low side of the input and output capacitors to it to avoid ground potential shift.
2 SW output Switch pin connected to the internal FET switches and inductor terminal; connect the inductor of the output filter to this pin.
3 VIN power_in Power supply voltage pin with a 2.5V to 5.5V recommended input range.
4 EN input Device enable logic input where high enables the device and low puts it into shutdown; do not leave the pin floating.
5 FB input Feedback pin for the internal control loop; connect it to an external feedback divider referenced to 0.6V.
6 PG output Power-good open-drain output; the pullup resistor cannot be connected to any voltage higher than 5.5V, and if unused leave open or connect to GND.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-563
Category Power Management (PMIC)
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Pin voltage VIN, EN, PG -0.3 6 V 4
Pin voltage SW, DC -0.3 6 V Printed as VIN + 0.3 V; max is VIN + 0.3, not a fixed number 4
Pin voltage SW, transient < 10ns -3 10 V transient < 10ns 4
Pin voltage FB -0.3 3 V 4
Operating junction temperature TJ -40 150 °C 4
Storage temperature Tstg -55 150 °C 4
ESD HBM V(ESD) -2000 2000 V Human-body model per ANSI/ESDA/JEDEC JS-001 4
ESD CDM V(ESD) -500 500 V Charged-device model per ANSI/ESDA/JEDEC JS-002 4
Input supply voltage range VIN 2.5 5.5 V 4
Output voltage range VOUT 0.6 V max printed as VIN 4
Output current range IOUT 3 A TPS62A03 4
Effective inductance L 0.3 1 1.2 µH 4
Output capacitance COUT 44 µF VOUT < 1.2V 4
Output capacitance COUT 22 µF 1.2V ≤ VOUT < 1.8V 4
Power-Good input current capability IPG 0 1 mA 4
Operating junction temperature TJ -40 125 °C 4
Junction-to-ambient thermal resistance RθJA 157.3 °C/W DRL (SOT-563), 6 pins 4
Junction-to-case (top) thermal resistance RθJC(top) 92.2 °C/W 4
Junction-to-board thermal resistance RθJB 45.6 °C/W 4
Junction-to-top characterization parameter ψJT 4 °C/W 4
Junction-to-board characterization parameter ψJB 45 °C/W 4
VIN shutdown supply current ISD(VIN) 0.15 2 µA VEN = Low; TJ = -40°C to 85°C 5
VIN UVLO rising threshold VUVLO(R) 2.3 2.4 2.5 V VIN rising 5
VIN UVLO falling threshold VUVLO(F) 2.2 2.3 2.4 V VIN falling 5
EN high-level input voltage VEN(R) 0.8 V EN rising, enable switching 5
EN low-level input voltage VEN(F) 0.4 V EN falling, disable switching 5
EN Input leakage current VEN(LKG) 100 nA VEN = 5V 5
FB voltage VFB 594 600 606 mV TJ = 0°C to 125°C, PWM mode 5
FB voltage VFB 591 600 609 mV PWM mode 5
FB input leakage current IFB(LKG) 100 nA VFB = 0.6V 5
High-side peak current limit IHS(OC) 3.9 5 A TPS62A03; VIN = 3.3V 5
PG pin Leakage current when open drain output is high IPG(LKG) 100 nA VPG = 5V 5
PG pin output low-level voltage 400 mV IPG = 1mA 5
VIN quiescent current IQ(VIN) 28 µA Non-switching, VEN = High, VFB = 610mV 5
Load regulation 0.15 %/A PWM mode 5
Switching frequency, FPWM operation fSW(FCCM) 2200 kHz VIN = 5V, VOUT = 1.8V 5
Internal fixed soft-start time 1 ms From EN = High to VFB = 0.56V; VOUT = 0.6V; TJ = 0°C to 85°C 5
High-side MOSFET on-resistance RDSON(HS) 42 mΩ VIN = 5V 5
Low-side MOSFET on-resistance RDSON(LS) 28 mΩ VIN = 5V 5
Low-side valley current limit ILS(OC) 4.2 A TPS62A03; VIN = 3.3V 5
Peak inductor current in PSM ILPEAK(min) 0.5 A 5
Power Good threshold falling VPGTH 93.5 % PG high to low (falling edge), FB falling 5
Power Good threshold rising VPGTH 96 % PG low to high (rising edge), FB rising 5
PG delay falling 35 µs 5
PG delay rising 10 µs 5
Output discharge current on SW pin 120 mA VIN = 3V, VOUT = 2.0V 5
Thermal shutdown threshold TJ(SD) 165 °C Temperature rising 5
Thermal shutdown hysteresis TJ(HYS) 20 °C 5

CAD (KiCad official)

  • Symbol: TPS62A03ADRLR
  • Footprint: Package_TO_SOT_SMD:SOT-563
  • 3D model: SOT-563 (KiCad packages3D, STEP)
  • 3D model files: tps62a03adrlr-etched.step / tps62a03adrlr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps62a03adrlr.step / tps62a03adrlr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (21 pp, sha256 db38a14c2b2dfcfb, retrieved 2026-10-22, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF