Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TPS62841DLCR

Texas Instruments · DC-DC Converters · VSON-8(1.5x2)

TPS62841DLCR from Texas Instruments, in a VSON-8(1.5x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in GND supply pin that must be connected close to the GND terminal of the input and output capacitors.
2 VIN power_in VIN power supply pin with a 1.8 V to 6.5 V supply range; the input capacitor must be placed close to this pin and a 4.7-µF ceramic capacitor is required.
3 MODE input A low level enables Power-Save Mode with automatic PFM/PWM transition and a high level forces PWM mode; the pin can be toggled during operation and must be terminated.
4 EN input Enable pin where a high level enables the device and a low level turns it off, with an internal pulldown resistor that is re-activated once a low level is detected.
5 VSET input Connecting a resistor to GND sets the output voltage when the converter is enabled, and parasitic capacitance to GND at this pin must stay at or below 100 pF; for the TPS62849 connect it to GND.
6 STOP input STOP switching pin where a logic high stops converter switching to provide a quiet supply rail powered from the output capacitor, and a logic low immediately resumes operation; it has an internal pulldown resistor.
7 SW power_out Switch pin connected to the internal MOSFET switches, where the inductor must be connected.
8 VOS input Output voltage sense pin for the internal feedback divider and regulation loop that must be connected directly to the output capacitor with a short trace, and it discharges VOUT through an internal MOSFET when the converter is disabled.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSON-8(1.5x2)
Category Power Supply Chip
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VIN VIN 1.8 6.5 V 6
Effective inductance L 1.51 2.2 2.9 µH 6
Effective output capacitance COUT 3 10 40 µF 6
Effective input capacitance CIN 1 4.7 µF 6
External parasitic capacitance at VSET pin CVSET 100 pF 6
Nominal resistance range for external voltage selection resistor (E96) RSET 0.909 267 kΩ E96 resistor series 6
External voltage selection resistor tolerance RSET -1 1 % 6
External voltage selection resistor temperature coefficient RSET TC -200 200 ppm/°C 6
Operating junction temperature range TJ -40 125 °C 6
Pin voltage VIN VIN -0.3 7 V 6
Pin voltage SW (DC) SW (DC) -0.3 V Maximum printed as VIN + 0.3 V 6
Pin voltage SW (AC) SW (AC) -2 8.5 V Less than 10 ns 6
Pin voltage EN, MODE, STOP EN, MODE, STOP -0.3 6.5 V 6
Pin voltage VSET VSET -0.3 3.6 V Printed as VIN + 0.3 and < 3.6 V 6
Pin voltage VOS VOS -0.3 3.7 V 6
Operating junction temperature TJ TJ -40 150 °C 6
Storage temperature Tstg -65 150 °C 6
Junction-to-ambient thermal resistance (DLC) RθJA 105.6 °C/W 8-pin DLC package, JEDEC PCB 51-7 6
Junction-to-case (top) thermal resistance (DLC) RθJC(top) 75.7 °C/W 8-pin DLC package 6
Junction-to-board thermal resistance (DLC) RθJB 31.9 °C/W 8-pin DLC package 6
Junction-to-top characterization parameter (DLC) ψJT 2.3 °C/W 8-pin DLC package 6
Junction-to-board characterization parameter (DLC) ψJB 31.5 °C/W 8-pin DLC package 6
Operating quiescent current into pin VIN (DLC) IQ_VIN 36 100 nA EN = VIN, IOUT = 0µA, VOUT = 1.55V or 1.8V, device not switching, TJ = 25°C (DLC package option) 7
Operating quiescent current into pin VOS (DLC) IQ_VOS 56 120 nA EN = VIN, IOUT = 0µA, VOUT = 1.55V or 1.8V, device not switching, TJ = 25°C (DLC package option) 7
Operating quiescent current into pin VIN IQ_VIN 36 360 nA EN = VIN, IOUT = 0µA, VOUT = 1.55V or 1.8V, device not switching, TJ = -40°C to 85°C 7
Operating quiescent current into pin VOS IQ_VOS 56 170 nA EN = VIN, IOUT = 0µA, VOUT = 1.55V or 1.8V, device not switching, TJ = -40°C to 85°C 7
Operating quiescent current into pin VIN in STOP mode IQ_VIN_STOP 70 175 µA STOP = High, VOUT = 1.8V, TJ = -40°C to 85°C 7
Shutdown current into VIN ISD 25 300 nA EN = GND, VSET = GND, TJ = -40°C to 85°C 7
Undervoltage lockout threshold, rising VIN VTH_UVLO+ 1.72 1.8 V Rising VIN 7
Undervoltage lockout threshold, falling VIN VTH_UVLO- 1.45 1.75 V Falling VIN 7
High level input voltage EN, MODE, STOP VIH_TH 1.1 V 7
Low level input voltage EN, MODE, STOP VIL_TH 0.4 V 7
Input bias current MODE input IIN 1 25 nA TJ = -40°C to 85°C 7
Internal pull-down resistance EN, STOP inputs RPD 200 450 kΩ EN, STOP inputs 7
High-side MOSFET on-resistance (DLC, VIN = 3.6 V) RDS(ON) 430 600 mΩ VIN = 3.6V, I = 200mA, TJ = -40°C to 85°C 8
High-side MOSFET on-resistance (DLC, VIN = 5 V) RDS(ON) 340 465 mΩ VIN = 5V, I = 200mA, TJ = -40°C to 85°C 8
Low-side MOSFET on-resistance (DLC, VIN = 3.6 V) RDS(ON) 170 240 mΩ VIN = 3.6V, I = 200mA, TJ = -40°C to 85°C 8
Low-side MOSFET on-resistance (DLC, VIN = 5 V) RDS(ON) 135 180 mΩ VIN = 5V, I = 200mA, TJ = -40°C to 85°C 8
Soft-start switch current limit ILIMF_SS 0.15 0.225 0.3 A 8
High-side MOSFET switch current limit ILIMF 1 1.2 1.4 A 8
Output voltage discharge current into VOS IDISCHARGE_VOS 16 35 44 mA EN = GND, sink current into VOS pin, over VIN range, VOUT = 1.8V, TJ = -40°C to 85°C 8
Output voltage accuracy (VOUT <= 1.55 V) VOUT -2 0 2 % PWM Mode, IOUT = 0 mA, VOUT <= 1.55 V 8
Soft-start current limit timeout (reduced current limit) tSS_ILIMF 700 1200 µs 8

CAD (KiCad official)

  • Symbol: TPS62841DLCR
  • Footprint: Package_SON:VSON-8_1.5x2mm_P0.5mm
  • 3D model: VSON-8(1.5x2), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.9 mm nominal VQFN height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: tps62841dlcr-etched.step / tps62841dlcr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps62841dlcr.step / tps62841dlcr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (45 pp, sha256 58c453817cc34226, retrieved 2026-10-21, tier: manufacturer)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF