component
TPS62240DDCR
Public Made by Adomby adom
Texas Instruments DC-DC Converters, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 1d ago |
| viewers | 1d ago |
| package.json | 1d ago |
| page.json | 1d ago |
| README.md | 1d ago |
| tps62240ddcr-etched.glb | 1d ago |
| tps62240ddcr-etched.step | 1d ago |
| tps62240ddcr-hero.glb | 1d ago |
| tps62240ddcr-hero.overlay.json | 1d ago |
| tps62240ddcr.glb | 1d ago |
| tps62240ddcr.kicad_mod | 1d ago |
| tps62240ddcr.kicad_sym | 1d ago |
| tps62240ddcr.lbr | 1d ago |
| tps62240ddcr.step | 1d ago |
| verification.json | 1d ago |
TPS62240DDCR
Texas Instruments · DC-DC Converters · SOT-23-5
TPS62240DDCR from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | VIN power supply pin, with a recommended input range of 2 V to 6 V and an absolute maximum of 7 V. |
| 2 | GND | power_in | GND supply pin. |
| 3 | EN | input | Enable pin: pulling it low forces the device into shutdown mode, pulling it high enables the device, and it must be terminated. |
| 4 | FB | input | Feedback pin for the internal regulation loop; connect the external resistor divider to it, or connect it directly to the output capacitor for the fixed-output option. |
| 5 | SW | output | Switch pin connected to the internal MOSFET switches; connect the inductor to this terminal. Absolute maximum voltage on SW is 7 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOT-23-5 |
| Category | Power Management (PMIC) |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VIN Input voltage range | VIN | 2 | 6 | V | 5 | ||
| Shutdown current | ISD | 0.1 | 1 | μA | EN = GND | 5 | |
| High level input voltage, EN, MODE | VIH | 1 | V | 2 V ≤ VIN ≤ 6 V | 5 | ||
| Low level input voltage, EN, MODE | VIL | 0 | 0.4 | V | 2 V ≤ VIN ≤ 6 V | 5 | |
| Input bias current, EN, MODE | IIN | 0.01 | 1 | μA | EN, MODE = GND or VIN | 5 | |
| High-side MOSFET ON-resistance | RDS(on) | 240 | 480 | mΩ | VIN = VGS = 3.6 V, TA = 25°C | 5 | |
| Low-side MOSFET ON-resistance | RDS(on) | 180 | 380 | mΩ | VIN = VGS = 3.6 V, TA = 25°C | 5 | |
| Forward current-limit MOSFET high-side and low-side | ILIMF | 0.56 | 0.7 | 0.84 | A | VIN = VGS = 3.6 V | 5 |
| Thermal shutdown | TSD | 140 | °C | Increasing junction temperature | 5 | ||
| Thermal shutdown hysteresis | 20 | °C | Decreasing junction temperature | 5 | |||
| Oscillator frequency | fSW | 2 | 2.25 | 2.5 | MHz | 2 V ≤ VIN ≤ 6 V | 5 |
| Feedback voltage | VFB | -1.5 | 0 | 1.5 | % | MODE = VIN, PWM operation, 2 V ≤ VIN ≤ 6 V, in fixed output voltage versions, VFB = VOUT, see (2) | 5 |
| Leakage current into SW pin | Ilkg | 0.1 | 1 | μA | VIN = 3.6 V, VIN = VOUT = VSW, EN = GND, (3) | 5 | |
| Input voltage | VIN | -0.3 | 7 | V | All voltage values are with respect to network ground terminal | 4 | |
| Voltage at SW | -0.3 | 7 | V | 4 | |||
| Maximum operating junction temperature | TJ | -40 | 125 | °C | 4 | ||
| Storage temperature | Tstg | -65 | 150 | °C | 4 | ||
| Voltage at EN, MODE | -0.3 | V | VIN +0.3, ≤7 V | 4 | |||
| Supply voltage, VIN | VIN | 2 | 6 | V | 4 | ||
| Output voltage for adjustable voltage | VOUT | 0.6 | V | Max is VIN | 4 | ||
| Operating ambient temperature | TA | -40 | 85 | °C | 4 | ||
| Operating junction temperature | TJ | -40 | 125 | °C | 4 | ||
| Junction-to-ambient thermal resistance (DDC SOT 5 pin) | RθJA | 226.9 | °C/W | 4 | |||
| Junction-to-case (top) thermal resistance (DDC SOT 5 pin) | RθJC(top) | 40.7 | °C/W | 4 | |||
| Junction-to-board thermal resistance (DDC SOT 5 pin) | RθJB | 48.8 | °C/W | 4 | |||
| Junction-to-top characterization parameter (DDC SOT 5 pin) | ψJT | 0.5 | °C/W | 4 | |||
| Junction-to-board characterization parameter (DDC SOT 5 pin) | ψJB | 48.1 | °C/W | 4 |
CAD (KiCad official)
- Symbol:
TPS62240DDCR - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
- 3D model files:
tps62240ddcr-etched.step/tps62240ddcr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps62240ddcr.step/tps62240ddcr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (35 pp, sha256
d06889aab02f3fc9, retrieved 2026-11-05, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).