Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS62150ARGTR

Texas Instruments · DC-DC Converters · VQFN-16-EP(3x3)

TPS62150ARGTR from Texas Instruments, in a VQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW output Switch node connected to the internal high-side and low-side MOSFETs. Connect the external inductor between SW and the output capacitor. Pins 1, 2, and 3 are internally tied together.
2 SW output Switch node connected to the internal high-side and low-side MOSFETs. Connect the external inductor between SW and the output capacitor. Pins 1, 2, and 3 are internally tied together.
3 SW output Switch node connected to the internal high-side and low-side MOSFETs. Connect the external inductor between SW and the output capacitor. Pins 1, 2, and 3 are internally tied together.
4 PG output Power-good output. Open-drain (requires pull-up resistor). High = VOUT ready, Low = VOUT below nominal regulation. Max sink current 10 mA; VOL ~0.07 V at IPG = -2 mA. For TPS62150A this pin has active-low logic when EN = LOW.
5 FB input Voltage feedback input for the adjustable-output version. Connect a resistive voltage divider between VOUT and AGND to this pin (VFB = 0.8 V typical). For fixed-output variants, tie FB to AGND for improved thermal performance.
6 AGND power_in Analog ground. Must be connected directly to the exposed thermal pad and to the common ground plane.
7 FSW input Switching frequency select. Low = ~2.5 MHz, High = ~1.25 MHz. Connect FSW to VOUT or PG when using the high-frequency setting. Internal pull-down keeps the pin at logic low if floating.
8 DEF input Output voltage scaling. Low = nominal VOUT, High = nominal VOUT + 5%. Internal pull-down keeps the pin at logic low if floating.
9 SS/TR input Soft-start / tracking pin. External capacitor to AGND sets the internal voltage reference rise time. Source current 2.5 uA typical. Can be used for tracking and sequencing with another supply.
10 AVIN power_in Analog supply voltage for the control circuitry. Must be connected to the same source as PVIN. Input voltage range 3 V to 17 V.
11 PVIN power_in Power-stage supply voltage. Must be connected to the same source as AVIN. Input voltage range 3 V to 17 V. Pins 11 and 12 are internally tied together.
12 PVIN power_in Power-stage supply voltage. Must be connected to the same source as AVIN. Input voltage range 3 V to 17 V. Pins 11 and 12 are internally tied together.
13 EN input Enable input. High = enabled, Low = disabled. VIH = 0.9 V, VIL = 0.45 V. Internal pull-down keeps the pin at logic low if floating.
14 VOS input Output voltage sense pin and connection for the internal control-loop circuitry. Connect to the regulated output rail at the load.
15 PGND power_in Power ground. Must be connected directly to the exposed thermal pad and to the common ground plane. Pins 15 and 16 are internally tied together.
16 PGND power_in Power ground. Must be connected directly to the exposed thermal pad and to the common ground plane. Pins 15 and 16 are internally tied together.
17 EP power_in Exposed thermal pad. Must be connected to AGND (pin 6), PGND (pins 15 and 16), and the common ground plane. Must be soldered to achieve appropriate power dissipation and mechanical reliability.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-16-EP(3x3)
Category PMIC
Pins 17

Ordering variants

Same part, different packaging or reel option.

  • TPS62150ARGTR
  • TPS62150ARGTRRGTT

CAD (KiCad official)

  • Symbol: TPS62150ARGTR
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: VQFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tps62150argtr-etched.step / tps62150argtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps62150argtr.step / tps62150argtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (43 pp, sha256 b418ca870d5105a3, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF