Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS62132RGTR

Texas Instruments · DC-DC Converters · VQFN-16-EP(3x3)

TPS62132RGTR from Texas Instruments, in a VQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW output Switch node connected to internal MOSFET switches; connect inductor between SW and output capacitor
2 SW output Switch node connected to internal MOSFET switches; connect inductor between SW and output capacitor
3 SW output Switch node connected to internal MOSFET switches; connect inductor between SW and output capacitor
4 PG tri_state Open-drain power-good output; High when VOUT ready, Low when below nominal regulation; requires pullup resistor
5 FB input Voltage feedback input for adjustable versions; connect to AGND on fixed output voltage versions for improved thermal performance
6 AGND power_in Analog ground; must be connected directly to exposed thermal pad and common ground plane
7 FSW input Switching frequency select; Low ≈ 2.5 MHz, High ≈ 1.25 MHz for typical operation; internal pulldown if floating
8 DEF input Output voltage scaling; Low = nominal, High = nominal + 5%; internal pulldown if floating
9 SS/TR input Soft-start/tracking pin; external capacitor sets internal voltage reference rise time for tracking and sequencing
10 AVIN power_in Supply voltage for control circuitry; connect to same source as PVIN
11 PVIN power_in Supply voltage for power stage; connect to same source as AVIN
12 PVIN power_in Supply voltage for power stage; connect to same source as AVIN
13 EN input Enable input; High = enabled, Low = disabled; internal pulldown if floating
14 VOS input Output voltage sense pin and connection for the control loop circuitry
15 PGND power_in Power ground; must be connected directly to exposed thermal pad and common ground plane
16 PGND power_in Power ground; must be connected directly to exposed thermal pad and common ground plane
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-16-EP(3x3)
Category Power Management (PMIC)
Pins 17

CAD (KiCad official)

  • Symbol: TPS62132RGTR
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: VQFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tps62132rgtr-etched.step / tps62132rgtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps62132rgtr.step / tps62132rgtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (43 pp, sha256 f9b1af285622c0cf, retrieved 2026-10-06, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF