main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16h ago
viewers tps62080adsgt: viewers · Ray 16h ago
package.json Publish 0.1.0 · Ray 16h ago
page.json Set visibility: public · Ray 16h ago
README.md Initial commit: component/tps62080adsgt · Ray 16h ago
tps62080adsgt-etched.glb tps62080adsgt: factory component page (tier=lcsc) · Ray 16h ago
tps62080adsgt-etched.step tps62080adsgt: factory component page (tier=lcsc) · Ray 16h ago
tps62080adsgt-hero.glb Publish 0.1.0 · Ray 16h ago
tps62080adsgt-hero.overlay.json Publish 0.1.0 · Ray 16h ago
tps62080adsgt.glb Publish 0.1.0 · Ray 16h ago
tps62080adsgt.kicad_mod Publish 0.1.0 · Ray 16h ago
tps62080adsgt.kicad_sym Publish 0.1.0 · Ray 16h ago
tps62080adsgt.lbr Publish 0.1.0 · Ray 16h ago
tps62080adsgt.step Publish 0.1.0 · Ray 16h ago

TPS62080ADSGT

Texas Instruments · DC-DC Converters · WSON-8-EP(2x2)

TPS62080ADSGT from Texas Instruments, in a WSON-8-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 EN input Device Enable Logic Input. Logic HIGH enables the device, logic LOW disables the device and turns it into shutdown.
2 GND power_in Power and Signal Ground.
3 MODE input Snooze Mode Enable Logic Input. Logic HIGH enables the Snooze Mode, logic LOW disables the Snooze Mode.
4 FB input Feedback Pin for the internal control loop that must be left floating or connected to GND for fixed output voltage versions.
5 VOS input Output Voltage Sense Pin for the internal control loop that must be connected to output voltage.
6 PG tri_state Power Good open drain output that is pulled low if the output voltage is below regulation limits.
7 SW power_out Switch Pin connected to the internal MOSFET switches and inductor terminal for the output filter.
8 VIN power_in Power Supply Voltage Input.
9 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-8-EP(2x2)
Category Power Management (PMIC)
Pins 9

CAD (KiCad official)

  • Symbol: TPS62080ADSGT
  • Footprint: Package_SON:WSON-8-1EP_2x2mm_P0.5mm_EP0.9x1.6mm
  • 3D model: WSON-8-EP(2x2) (KiCad packages3D, STEP)
  • 3D model files: tps62080adsgt-etched.step / tps62080adsgt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps62080adsgt.step / tps62080adsgt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (30 pp, sha256 e385f63908203e9d, retrieved 2026-10-05, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF