main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 22h ago
viewers tps62003dgs: viewers · Ray 22h ago
package.json Publish 0.1.0 · Ray 22h ago
page.json Set visibility: public · Ray 22h ago
README.md Initial commit: component/tps62003dgs · Ray 22h ago
tps62003dgs-etched.glb tps62003dgs: factory component page (tier=lcsc) · Ray 22h ago
tps62003dgs-etched.step tps62003dgs: factory component page (tier=lcsc) · Ray 22h ago
tps62003dgs-hero.glb tps62003dgs: hero GLB from the etched model (keeps the MPN mark) · Ray 1h ago
tps62003dgs-hero.overlay.json Publish 0.1.0 · Ray 22h ago
tps62003dgs.glb Publish 0.1.0 · Ray 22h ago
tps62003dgs.kicad_mod Publish 0.1.0 · Ray 22h ago
tps62003dgs.kicad_sym Publish 0.1.0 · Ray 22h ago
tps62003dgs.lbr Publish 0.1.0 · Ray 22h ago
tps62003dgs.step Publish 0.1.0 · Ray 22h ago

TPS62003DGS

Texas Instruments · DC-DC Converters · VSSOP-10-0.5mm

TPS62003DGS from Texas Instruments, in a VSSOP-10-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Supply voltage input; recommended operating supply range is 2 V to 5.5 V, with an absolute maximum of 6 V on VIN and FC.
2 FC passive Supply bypass pin; a 0.1-μF coupling capacitor should be connected as close as possible to this pin for high-frequency input supply filtering.
3 GND power_in Ground reference pin for the controller circuitry.
4 PG output Open-drain power-good output that needs a pull-up resistor to VOUT and goes active high when the output voltage exceeds 92% of its nominal value.
5 FB input Feedback pin for the fixed output voltage option; for the adjustable version an external resistive divider is connected to FB and the internal divider is disabled.
6 ILIM input Switch current limit select: connect to GND for a typical 600 mA limit or to VIN for a typical 1200 mA limit.
7 SYNC input CMOS-level input that synchronizes the switching frequency to an external clock (up to 1 MHz); high forces low-noise fixed-frequency PWM, low (GND) enables power save PFM/PWM mode.
8 EN input Enable input; logic high enables the converter and logic low forces shutdown, reducing supply current to less than 1 μA.
9 L bidirectional Switch pin connected to the drain of the internal power MOSFETs; the inductor connects to this pin.
10 PGND power_in Power ground; all power grounds should be connected to PGND.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-10-0.5mm
Category Power Management (PMIC)
Pins 10

CAD (KiCad official)

  • Symbol: TPS62003DGS
  • Footprint: Package_SO:MSOP-10_3x3mm_P0.5mm
  • 3D model: VSSOP-10-0.5mm (KiCad packages3D, STEP)
  • 3D model files: tps62003dgs-etched.step / tps62003dgs-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps62003dgs.step / tps62003dgs.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (32 pp, sha256 c0f89c845b131ca5, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF