← Commit history

Initial commit: component/tps61378qwrterq1

Ray ·3f0215ce8f ·1mo ago
2 files changed +249
README.mdadded+54
@@ -0,0 +1,54 @@+# TPS61378QWRTERQ1++**Texas Instruments** · DC-DC Converters · WQFN-16-EP(3x3)++TPS61378QWRTERQ1 from Texas Instruments, in a WQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | VIN | power_in | Power supply input ranging from 2.3 V to 14 V with 25 to 35 μA quiescent current |+| 2 | BST | input | Bootstrap supply for high-side FET gate driver; ceramic capacitor must connect between this pin and SW pin |+| 3 | SW | output | Switching node connected to low-side FET drain and high-side FET source, actively driven at 200 kHz to 2.2 MHz |+| 4 | SW | output | Switching node connected to low-side FET drain and high-side FET source, actively driven at 200 kHz to 2.2 MHz |+| 5 | MODE/SYNC | input | Mode selection for forced PWM mode (logic high) or auto PFM mode (logic low or floating); supports external clock synchronization |+| 6 | VCC | power_out | Regulated 4.8 V output; 1 μF minimum ceramic capacitor required to GND |+| 7 | GND | power_in | Power ground of IC connected to low-side FET source; must connect to ground plane and thermal pad |+| 8 | GND | power_in | Power ground of IC connected to low-side FET source; must connect to ground plane and thermal pad |+| 9 | VO | power_out | Output of isolation FET for load connection to achieve input/output galvanic isolation |+| 10 | OUT | power_out | Output of high-side FET drain; connect this pin or short with VO pin to enable load disconnect and short protection features |+| 11 | PG | output | Open-drain power good indicator output; pulled high 2.5 to 4.3 ms after VOUT reaches 90% of target voltage |+| 12 | ILIM | input | Current limit setting pin; connect resistor to GND to program peak current limit from 1 A to 4.8 A |+| 13 | FB | input | Feedback input pin; use resistor divider to set desired output voltage between 4.0 V and 18.5 V |+| 14 | COMP | input | Compensation network connection for external RC network to optimize loop stability and transient response |+| 15 | EN | input | Enable logic input; device active when pulled above 1.2 V threshold |+| 16 | FREQ | input | Frequency setting pin; connect resistor to GND to program switching frequency from 200 kHz to 2.2 MHz |+| 17 | Thermal Pad | passive | Exposed thermal pad; must solder to power ground plane for efficient junction heat dissipation |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | WQFN-16-EP(3x3) |+| Category | Power Management (PMIC) |+| Pins | 17 |++## CAD (KiCad official)++- Symbol: `TPS61378QWRTERQ1`+- Footprint: `Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm`+- 3D model: WQFN-16-EP(3x3) (KiCad packages3D, STEP)+- 3D model files: `tps61378qwrterq1-etched.step` / `tps61378qwrterq1-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tps61378qwrterq1.step` / `tps61378qwrterq1.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/tps61378-q1) (42 pp, sha256 `3799e162e33f3792`, retrieved 2026-09-23, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.2`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/tps61378qwrterq1-datasheet.pdf)
page.jsonadded+195
@@ -0,0 +1,195 @@+{+  "slug": "tps61378qwrterq1",+  "version": "0.1.0",+  "type": "component",+  "description": "Texas Instruments DC-DC Converters, WQFN-16-EP(3x3). Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "power management (pmic)",+    "tps61378qwrterq1",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "tps61378qwrterq1.kicad_sym",+    "tps61378qwrterq1.kicad_mod",+    "tps61378qwrterq1.glb",+    "tps61378qwrterq1.step",+    "tps61378qwrterq1.lbr",+    "docs/hero.png",+    "docs/tps61378qwrterq1-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "component": {+    "mpn": "TPS61378QWRTERQ1",+    "manufacturer": "Texas Instruments",+    "package": "WQFN-16-EP(3x3)",+    "pin_count": 17,+    "category": "Power Management (PMIC)",+    "subcategory": "DC-DC Converters",+    "datasheet": "https://www.ti.com/cn/lit/gpn/tps61378-q1",+    "parts": {+      "symbol": "tps61378qwrterq1.kicad_sym",+      "footprint": "tps61378qwrterq1.kicad_mod",+      "model_3d": "tps61378qwrterq1-etched.glb",+      "model_3d_plain": "tps61378qwrterq1.glb",+      "model_3d_step": "tps61378qwrterq1-etched.step",+      "model_3d_step_plain": "tps61378qwrterq1.step",+      "lbr": "tps61378qwrterq1.lbr"+    },+    "distributor_links": {+      "lcsc": "C2861010"+    },+    "pins": [+      {+        "number": "1",+        "name": "VIN",+        "type": "power_in",+        "description": "Power supply input ranging from 2.3 V to 14 V with 25 to 35 μA quiescent current"+      },+      {+        "number": "2",+        "name": "BST",+        "type": "input",+        "description": "Bootstrap supply for high-side FET gate driver; ceramic capacitor must connect between this pin and SW pin"+      },+      {+        "number": "3",+        "name": "SW",+        "type": "output",+        "description": "Switching node connected to low-side FET drain and high-side FET source, actively driven at 200 kHz to 2.2 MHz"+      },+      {+        "number": "4",+        "name": "SW",+        "type": "output",+        "description": "Switching node connected to low-side FET drain and high-side FET source, actively driven at 200 kHz to 2.2 MHz"+      },+      {+        "number": "5",+        "name": "MODE/SYNC",+        "type": "input",+        "description": "Mode selection for forced PWM mode (logic high) or auto PFM mode (logic low or floating); supports external clock synchronization"+      },+      {+        "number": "6",+        "name": "VCC",+        "type": "power_out",+        "description": "Regulated 4.8 V output; 1 μF minimum ceramic capacitor required to GND"+      },+      {+        "number": "7",+        "name": "GND",+        "type": "power_in",+        "description": "Power ground of IC connected to low-side FET source; must connect to ground plane and thermal pad"+      },+      {+        "number": "8",+        "name": "GND",+        "type": "power_in",+        "description": "Power ground of IC connected to low-side FET source; must connect to ground plane and thermal pad"+      },+      {+        "number": "9",+        "name": "VO",+        "type": "power_out",+        "description": "Output of isolation FET for load connection to achieve input/output galvanic isolation"+      },+      {+        "number": "10",+        "name": "OUT",+        "type": "power_out",+        "description": "Output of high-side FET drain; connect this pin or short with VO pin to enable load disconnect and short protection features"+      },+      {+        "number": "11",+        "name": "PG",+        "type": "output",+        "description": "Open-drain power good indicator output; pulled high 2.5 to 4.3 ms after VOUT reaches 90% of target voltage"+      },+      {+        "number": "12",+        "name": "ILIM",+        "type": "input",+        "description": "Current limit setting pin; connect resistor to GND to program peak current limit from 1 A to 4.8 A"+      },+      {+        "number": "13",+        "name": "FB",+        "type": "input",+        "description": "Feedback input pin; use resistor divider to set desired output voltage between 4.0 V and 18.5 V"+      },+      {+        "number": "14",+        "name": "COMP",+        "type": "input",+        "description": "Compensation network connection for external RC network to optimize loop stability and transient response"+      },+      {+        "number": "15",+        "name": "EN",+        "type": "input",+        "description": "Enable logic input; device active when pulled above 1.2 V threshold"+      },+      {+        "number": "16",+        "name": "FREQ",+        "type": "input",+        "description": "Frequency setting pin; connect resistor to GND to program switching frequency from 200 kHz to 2.2 MHz"+      },+      {+        "number": "17",+        "name": "Thermal Pad",+        "type": "passive",+        "description": "Exposed thermal pad; must solder to power ground plane for efficient junction heat dissipation"+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.2",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.2",+        "primary_model": "claude-haiku-4-5-20251001",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-5",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [],+        "pages_sent": 42,+        "cost_usd": 0.504,+        "at": "2026-09-23T05:17:10"+      },+      "datasheet": {+        "url": "https://www.ti.com/cn/lit/gpn/tps61378-q1",+        "pages": 42,+        "sha256": "3799e162e33f3792",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 17,+        "described": 17,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file