main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 21h ago
viewers tps61240drvt: viewers · Ray 21h ago
package.json Publish 0.1.0 · Ray 21h ago
page.json Set visibility: public · Ray 21h ago
README.md Initial commit: component/tps61240drvt · Ray 21h ago
tps61240drvt-etched.glb tps61240drvt: factory component page (tier=lcsc) · Ray 21h ago
tps61240drvt-etched.step tps61240drvt: factory component page (tier=lcsc) · Ray 21h ago
tps61240drvt-hero.glb tps61240drvt: hero GLB from the etched model (keeps the MPN mark) · Ray 1h ago
tps61240drvt-hero.overlay.json Publish 0.1.0 · Ray 21h ago
tps61240drvt.glb Publish 0.1.0 · Ray 21h ago
tps61240drvt.kicad_mod Publish 0.1.0 · Ray 21h ago
tps61240drvt.kicad_sym Publish 0.1.0 · Ray 21h ago
tps61240drvt.lbr Publish 0.1.0 · Ray 21h ago
tps61240drvt.step Publish 0.1.0 · Ray 21h ago

TPS61240DRVT

Texas Instruments · DC-DC Converters · WSON-6-EP(2x2)

TPS61240DRVT from Texas Instruments, in a WSON-6-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Power ground and IC ground for the device.
2 VOUT output Boost converter output connected to the load; the VOUT pin is high impedance when the device is shut down, and the absolute maximum voltage on VOUT is -2.0 V to 7 V.
3 FB input Feedback input for output voltage regulation; the absolute maximum voltage on FB is -2.0 V to 14 V.
4 EN input Enable input, positive polarity; a low level shuts the IC down, and the absolute maximum input voltage on EN is -0.3 V to 7 V.
5 L input Boost and rectifying switch input connecting the inductor to the internal FETs; the absolute maximum input voltage on L is -0.3 V to 7 V.
6 VIN power_in Supply voltage input from the battery, with a recommended input voltage range of 2.3 V to 5.5 V and an absolute maximum of 7 V.
7 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-6-EP(2x2)
Category Power Management (PMIC)
Pins 7

CAD (KiCad official)

  • Symbol: TPS61240DRVT
  • Footprint: Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm
  • 3D model: WSON-6-EP(2x2) (KiCad packages3D, STEP)
  • 3D model files: tps61240drvt-etched.step / tps61240drvt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps61240drvt.step / tps61240drvt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (35 pp, sha256 6bdb72352b9087a7, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF