Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS61200

Texas Instruments · Switching regulator (boost) · VSON-10

Boosts an input as low as 0.3 V once running, up to a regulated rail as high as 5.5 V, so it runs from a single cell or a nearly-flat battery. The synchronous switches reach 1.3 A peak, a resistor divider at FB sets the output, and an adjustable UVLO (via the UVLO pin) protects the source. It can also pass through or down-convert when the input exceeds the output. Power-save mode keeps light-load efficiency high. Common in single-cell and energy-harvesting supplies.

Pinout

Pin Name Type Function
1 VAUX power_in Supply voltage for control stage. Provides bias to the internal control circuitry; typically tied to VOUT for boost operation.
2 VOUT power_out Boost converter output. Regulated output rail (1.8 V to 5.5 V adjustable, or fixed 3.3 V / 5 V depending on device option); connect the output filter capacitor here.
3 L passive Switch node / connection for the boost inductor (typ. 2.2 µH). Ties the internal high-side and low-side power MOSFETs to the external inductor.
4 PGND power_in Power ground. Return path for the internal power MOSFETs; must be connected to the exposed thermal pad and to the system ground plane with a low-impedance path.
5 VIN power_in Boost converter input voltage. Operating input range 0.3 V to 5.5 V; startup into full load at 0.5 V.
6 EN input Enable input (High = enabled, Low = disabled). Do not leave floating.
7 UVLO input Undervoltage lockout comparator input. Sets the programmable input UVLO threshold via a resistor divider; must be tied to VAUX if not used.
8 PS input Power Save mode select (High = Power Save disabled / forced fixed-frequency PWM, Low = Power Save enabled). Do not leave floating.
9 GND power_in Control / logic ground. Analog / signal ground return for the control circuitry.
10 FB input Voltage feedback input. For adjustable versions, connect to the resistor divider from VOUT (typ. 500 mV reference). For fixed-output versions, must be tied directly to VOUT.
PAD EP power_in Exposed thermal pad. Must be soldered to achieve appropriate power dissipation and mechanical reliability; connect to PGND.

Key specifications

Parameter Value
Type Synchronous boost converter
Input 0.3-5.5 V (start-up from 0.5 V)
Output Up to 5.5 V (adjustable)
Switch current limit 1.3 A
Features Down-conversion mode, adjustable UVLO, power-save
Quiescent current 55 uA (typ)
Package VSON-10

Ordering variants

Same part, different packaging or reel option.

  • TPS61201DRCR (fixed 3.3 V)
  • TPS61202DRCR (fixed 5.0 V)

The extractor listed these alongside TPS61200, but they are different parts with different electrical characteristics. Do not order them as substitutes.

  • TPS61200DRCR (VSON-10, adjustable)

CAD (KiCad official)

  • Symbol: Regulator_Switching:TPS61200DRC (KiCad official)
  • Footprint: Package_SON:Texas_S-PVSON-N10_ThermalVias
  • 3D model: VSON-10 (KiCad packages3D, STEP)
  • 3D model files: tps61200-etched.step / tps61200-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps61200.step / tps61200.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (35 pp, sha256 92eacd5f57fe3096, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF