component
TPS60204DGSR
Public Made by Adomby adom
Texas Instruments DC-DC Converters, MSOP-10. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS60204DGSR
Texas Instruments · DC-DC Converters · MSOP-10
TPS60204DGSR from Texas Instruments, in a MSOP-10. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | LBI | input | Low-battery detector input for the TPS60204; LBO goes low when LBI drops below the 1.18 V threshold, and LBI must be connected to GND if the detector is not used. |
| 2 | GND | power_in | Ground. |
| 3 | C1- | passive | Negative terminal of the flying capacitor C1. |
| 4 | C1+ | passive | Positive terminal of the flying capacitor C1. |
| 5 | OUT | power_out | Regulated 3.3-V power output; bypass OUT to GND with the output filter capacitor Co. |
| 6 | C2+ | passive | Positive terminal of the flying capacitor C2. |
| 7 | IN | power_in | Supply input (1.8 V to 3.6 V input range); bypass IN to GND with a capacitor of the same size as Co. |
| 8 | C2- | passive | Negative terminal of the flying capacitor C2. |
| 9 | EN | input | Device-enable input: low disables the device and isolates output from input, high runs from the internal oscillator, and an external clock (max 800 kHz) on EN synchronizes the converter. |
| 10 | LBO | output | Open-drain low-battery detector output for the TPS60204, pulled low when LBI drops below 1.18 V; requires a pullup resistor to OUT or a logic rail below 3.6 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | MSOP-10 |
| Category | Power Management ICs |
| Pins | 10 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Output voltage (1.8 V<VI<2 V) | VO | 3.17 | 3.43 | V | 1.8 V < VI < 2 V, 0 < IO < 0.5 × IO(MAX) | 8 | |
| Output voltage (2 V<VI<3.3 V) | VO | 3.17 | 3.43 | V | 2 V < VI < 3.3 V, 0 < IO < IO(MAX) | 8 | |
| Output voltage (3.3 V<VI<3.6 V) | VO | 3.17 | 3.47 | V | 3.3 V < VI < 3.6 V, 0 < IO < IO(MAX) | 8 | |
| Maximum continuous output current | IO(MAX) | 100 | mA | VI = 2 V | 8 | ||
| Quiescent current | I(Q) | 35 | 70 | µA | IO = 0 mA, VI = 1.8 V to 3.6 V | 8 | |
| Shutdown supply current | I(SD) | 0.05 | 1 | µA | EN = 0 V | 8 | |
| Internal switching frequency | f(OSC) | 200 | 300 | 400 | kHz | 8 | |
| External clock signal frequency | f(SYNC) | 400 | 600 | 800 | kHz | 8 | |
| External clock signal duty cycle | 30 | 70 | % | 8 | |||
| EN input low voltage | VIL | 0.3 | V | VI = 1.6 V to 3.6 V; max = 0.3 × VI | 8 | ||
| EN input high voltage | VIH | 0.7 | V | VI = 1.6 V to 3.6 V; min = 0.7 × VI | 8 | ||
| EN input leakage current | Ilkg(EN) | 0.01 | 0.1 | µA | EN = 0 V or VI | 8 | |
| Output leakage current in shutdown | 5 | µA | EN = 0 V, TA = −40 to 85°C | 8 | |||
| Output leakage current in shutdown | 3 | µA | EN = 0 V, TA ≤ 65°C | 8 | |||
| LBI trip voltage | V(LBI) | 1.13 | 1.18 | 1.23 | V | VI = 1.6 V to 2.2 V, Tc = 0°C to 70°C | 8 |
| LBI input current | II(LBI) | 2 | 50 | nA | V(LBI) = 1.3 V | 8 | |
| LBO output voltage low | VO(LBO) | 0.4 | V | V(LBI) = 0 V, I(LBO) = 1 mA | 8 | ||
| LBO leakage current | Ilkg(LBO) | 0.01 | 0.1 | µA | V(LBI) = 1.3 V, V(LBO) = 3.3 V | 8 | |
| Input voltage range | VI | 1.6 | 3.6 | V | 7 | ||
| Operating junction temperature | TJ | -40 | 125 | °C | 7 | ||
| Input capacitor | Ci | 2.2 | µF | 7 | |||
| Flying capacitors | C1, C2 | 1 | µF | 7 | |||
| Output capacitor | Co | 2.2 | µF | 7 | |||
| Voltage range IN, OUT, EN, LBI, LBO, PG to GND | -0.3 | 3.6 | V | 7 | |||
| Voltage range C1+, C2+ to GND | -0.3 | V | max = VO + 0.3 V | 7 | |||
| Voltage range C1−, C2− to GND | -0.3 | V | max = VI + 0.3 V | 7 | |||
| Continuous output current | 150 | mA | TPS60204, TPS60205 | 7 | |||
| Storage temperature range | Tstg | -55 | 150 | °C | 7 | ||
| Maximum junction temperature | TJ | 150 | °C | 7 | |||
| Power rating, DGS | 424 | mW | TA ≤ 25°C | 7 | |||
| Thermal resistance junction to ambient, DGS | RTH-JA | 294 | °C/W | 7 | |||
| Output voltage ripple | VPP | 5 | mVPP | IO = IO(MAX) | 8 | ||
| LBI trip voltage hysteresis | 10 | mV | For rising voltage at LBI | 8 | |||
| Output load regulation | 0.01 | %/mA | 10 mA < IO < IO(MAX); TA = 25°C | 8 | |||
| Output line regulation | 0.6 | %/V | 2 V < VI < 3.3 V, IO = 0.5 x IO(MAX), TA = 25°C | 8 | |||
| Short circuit current | I(SC) | 60 | mA | VI = 2.4 V, VO = 0 V | 8 |
CAD (KiCad official)
- Symbol:
TPS60204DGSR - Footprint:
Package_SO:MSOP-10_3x3mm_P0.5mm - 3D model: MSOP-10 (KiCad packages3D, STEP)
- 3D model files:
tps60204dgsr-etched.step/tps60204dgsr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps60204dgsr.step/tps60204dgsr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (21 pp, sha256
ce23431792a9b833, retrieved 2026-10-23, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).