Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS57140QDGQRQ1

Texas Instruments · DC-DC Converters · MSOP-10-EP

TPS57140QDGQRQ1 from Texas Instruments, in a MSOP-10-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 BOOT output Provides bootstrap supply for high-side MOSFET gate drive; requires 0.1 μF ceramic capacitor between BOOT and PH pins.
2 VIN power_in Input supply voltage ranging from 3.5 V to 42 V; requires minimum 3 μF ceramic (X5R or X7R) input decoupling capacitor.
3 EN input Enable pin with internal pullup current source; pull below 1.2 V to disable or use resistor divider to adjust input UVLO threshold.
4 SS/TR input Slow-start and tracking input with internal pullup; external capacitor (0.47 nF to 0.47 μF) sets output ramp time and voltage can override 0.8 V reference.
5 RT/CLK input Resistor timing or external clock input for switching frequency control from 100 kHz to 2500 kHz via resistor or 300 kHz to 2200 kHz via external clock with 40 ns minimum pulse width.
6 PWRGD tri_state Open-drain power-good output asserts low when output voltage falls below 92% or rises above 109% of nominal 0.8 V reference with 2% hysteresis.
7 VSENSE input Inverting input node of transconductance error amplifier; receives scaled output voltage feedback for regulation comparison to 0.8 V reference.
8 COMP output Error amplifier output and PWM comparator input; route frequency compensation network (resistors and capacitors) to this pin for loop stability.
9 GND power_in Ground reference pin; must have electrical connection to exposed thermal pad on PCB with multiple vias for proper operation and heat dissipation.
10 PH output Switching node output of 200 mΩ on-resistance high-side MOSFET; connect catch diode cathode and output inductor to this pin.
11 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package MSOP-10-EP
Category Power Management (PMIC)
Pins 11

CAD (KiCad official)

  • Symbol: TPS57140QDGQRQ1
  • Footprint: Package_SO:MSOP-10-1EP_3x3mm_P0.5mm_EP1.68x1.88mm
  • 3D model: MSOP-10-EP (KiCad packages3D, STEP)
  • 3D model files: tps57140qdgqrq1-etched.step / tps57140qdgqrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps57140qdgqrq1.step / tps57140qdgqrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (55 pp, sha256 4f424e6e18300f18, retrieved 2026-09-24, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF