component
TPS562201DDCT
Public Made by Adomby adom
Texas Instruments DC-DC Converters, TSOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 28d ago |
| viewers | 28d ago |
| package.json | 28d ago |
| page.json | 28d ago |
| README.md | 28d ago |
| tps562201ddct-etched.glb | 28d ago |
| tps562201ddct-etched.step | 28d ago |
| tps562201ddct-hero.glb | 28d ago |
| tps562201ddct-hero.overlay.json | 28d ago |
| tps562201ddct.glb | 28d ago |
| tps562201ddct.kicad_mod | 28d ago |
| tps562201ddct.kicad_sym | 28d ago |
| tps562201ddct.lbr | 28d ago |
| tps562201ddct.step | 28d ago |
TPS562201DDCT
Texas Instruments · DC-DC Converters · TSOT-23-6
TPS562201DDCT from Texas Instruments, in a TSOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground pin serving as the source of the low-side power NFET and the ground for the controller circuit, and sensitive VFB should be connected to this GND at a single point. |
| 2 | SW | output | Switch node connection between the high-side NFET and the low-side NFET, with the recommended operating range of -1.8 V to 17 V (-3.5 V to 20 V for 10 ns transients). |
| 3 | VIN | power_in | Input voltage supply pin and drain terminal of the high-side power NFET, with a recommended supply range of 4.5 V to 17 V. |
| 4 | VFB | input | Converter feedback input that connects to the output voltage through a feedback resistor divider, with a recommended input range of -0.1 V to 5.5 V. |
| 5 | EN | input | Active-high enable input that must be pulled up to enable the device, with a recommended input range of -0.1 V to 17 V. |
| 6 | VBST | power_in | Supply input for the high-side NFET gate drive circuit, which requires a 0.1 µF capacitor connected between VBST and SW, with a recommended VBST(vs SW) range of -0.1 V to 5.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSOT-23-6 |
| Category | Power Management (PMIC) |
| Pins | 6 |
CAD (KiCad official)
- Symbol:
TPS562201DDCT - Footprint:
Package_TO_SOT_SMD:TSOT-23-6 - 3D model: TSOT-23-6 (KiCad packages3D, STEP)
- 3D model files:
tps562201ddct-etched.step/tps562201ddct-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps562201ddct.step/tps562201ddct.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (32 pp, sha256
d97a49f670819285, retrieved 2026-10-11, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).