main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7h ago
viewers tps560430yqdbvrq1: viewers · Ray 7h ago
package.json Publish 0.1.0 · Ray 7h ago
page.json Set visibility: public · Ray 7h ago
README.md Initial commit: component/tps560430yqdbvrq1 · Ray 7h ago
tps560430yqdbvrq1-etched.glb tps560430yqdbvrq1: factory component page (tier=lcsc) · Ray 7h ago
tps560430yqdbvrq1-etched.step tps560430yqdbvrq1: factory component page (tier=lcsc) · Ray 7h ago
tps560430yqdbvrq1-hero.glb Publish 0.1.0 · Ray 7h ago
tps560430yqdbvrq1-hero.overlay.json Publish 0.1.0 · Ray 7h ago
tps560430yqdbvrq1.glb Publish 0.1.0 · Ray 7h ago
tps560430yqdbvrq1.kicad_mod Publish 0.1.0 · Ray 7h ago
tps560430yqdbvrq1.kicad_sym Publish 0.1.0 · Ray 7h ago
tps560430yqdbvrq1.lbr Publish 0.1.0 · Ray 7h ago
tps560430yqdbvrq1.step Publish 0.1.0 · Ray 7h ago

TPS560430YQDBVRQ1

Texas Instruments · DC-DC Converters · SOT-23-6

TPS560430YQDBVRQ1 from Texas Instruments, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CB power_out Bootstrap capacitor connection for high-side FET driver with voltage rating -0.3 to 5.5 V relative to SW; connect 100nF capacitor to SW pin.
2 GND power_in Power ground terminal connected to low-side FET source internally; connect to system ground and to input/output capacitors ground with minimum trace length.
3 FB input Feedback input to converter with voltage range 0 to 4.5 V; connect resistor divider to set output voltage and do not short to ground during operation.
4 EN input Precision enable input with voltage range 0 to VIN V that must not float; high = on, low = off; allows adjustable UVLO via external resistor divider.
5 VIN power_in Supply input terminal to internal bias LDO and high-side FET with voltage range 4 to 36 V; connect input supply and bypass capacitors CIN directly to this pin and GND.
6 SW power_out Switching output of converter with voltage rating -0.3 to VIN+0.3 V nominal or -3.5 to 38 V for transients less than 10 ns; internally connected to high-side FET source and low-side FET drain; connect to power inductor.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-6
Category Power Management (PMIC)
Pins 6

CAD (KiCad official)

  • Symbol: TPS560430YQDBVRQ1
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: tps560430yqdbvrq1-etched.step / tps560430yqdbvrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps560430yqdbvrq1.step / tps560430yqdbvrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (33 pp, sha256 7e910f0abd1e81d6, retrieved 2026-10-05, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF