Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS55340QRTERQ1

Texas Instruments · DC-DC Converters · WQFN-16-EP(3x3)

TPS55340QRTERQ1 from Texas Instruments, in a WQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW output Internal 5A, 40V MOSFET drain serving as power switch output to inductor or transformer in boost, SEPIC, or flyback topology.
2 VIN power_in Regulated input supply pin accepting 2.9V to 32V, independent of boost power stage input.
3 EN input Enable control input with 0.92V falling and 1.08V rising thresholds (nominal); IC disables when held below threshold for >1ms.
4 SS input Soft-start timing pin connected to external capacitor charged by 6µA internal current source for controlled startup ramp.
5 SYNC input External synchronization clock input (0.4V to 1.2V logic levels) synchronized within ±20% of FREQ-programmed frequency (200kHz to 1MHz); tie to AGND if unused.
6 AGND power_in Analog signal ground providing reference for error amplifier, feedback network, and all control circuits.
7 COMP output Error amplifier output with 240µmho to 440µmho transconductance; external RC network provides feedback loop compensation.
8 FB input Feedback input to error amplifier non-inverting input; compares resistor divider voltage to 1.229V ±0.7% internal reference for output voltage setting.
9 FREQ input Frequency programming pin; external resistor to AGND sets switching frequency from 100kHz to 2.5MHz per equation fS = 41600 × R(FREQ)^-0.97.
10 NC unconnected Reserved no-connect pin; must be connected to AGND per device recommendation.
11 PGND power_in Power ground connected to internal MOSFET source; multiple pins provide low-inductance return path for switch current.
12 PGND power_in Power ground connected to internal MOSFET source; multiple pins provide low-inductance return path for switch current.
13 PGND power_in Power ground connected to internal MOSFET source; multiple pins provide low-inductance return path for switch current.
14 NC unconnected Reserved no-connect pin; must be connected to AGND per device recommendation.
15 SW output Internal 5A, 40V MOSFET drain serving as power switch output to inductor or transformer in boost, SEPIC, or flyback topology.
16 SW output Internal 5A, 40V MOSFET drain serving as power switch output to inductor or transformer in boost, SEPIC, or flyback topology.
17 PowerPad power_in Exposed thermal pad soldered directly to AGND with thermal vias to ground plane layers for enhanced heat dissipation and thermal performance.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WQFN-16-EP(3x3)
Category Power Management (PMIC)
Pins 17

CAD (KiCad official)

  • Symbol: TPS55340QRTERQ1
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: WQFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tps55340qrterq1-etched.step / tps55340qrterq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps55340qrterq1.step / tps55340qrterq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 19365bc2b7bfe053, retrieved 2026-09-27, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF