component

TPS54616PWPR

Public Made by Adom

by adom

Texas Instruments DC-DC Converters, HTSSOP-28-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps54616pwprfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TPS54616PWPR

Texas Instruments · DC-DC Converters · HTSSOP-28-EP

TPS54616PWPR from Texas Instruments, in a HTSSOP-28-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 AGND power_in Analog ground and return for the slow-start capacitor, VBIAS capacitor and RT resistor; make the PowerPAD connection to AGND.
2 VSENSE input Error amplifier inverting input that connects directly to the output voltage sense point.
3 NC unconnected No connection.
4 PWRGD output Open-drain powergood output that is high-Z when VSENSE is at or above 90% of Vref and low otherwise, and is also low when SS/ENA is low or internal shutdown is active.
5 BOOT power_in Bootstrap input; a 0.022-µF to 0.1-µF low-ESR capacitor from BOOT to PH generates the floating drive for the high-side FET driver.
6 PH output Phase node, the junction of the internal high-side and low-side power MOSFETs and the output inductor.
7 PH output Phase node, the junction of the internal high-side and low-side power MOSFETs and the output inductor.
8 PH output Phase node, the junction of the internal high-side and low-side power MOSFETs and the output inductor.
9 PH output Phase node, the junction of the internal high-side and low-side power MOSFETs and the output inductor.
10 PH output Phase node, the junction of the internal high-side and low-side power MOSFETs and the output inductor.
11 PH output Phase node, the junction of the internal high-side and low-side power MOSFETs and the output inductor.
12 PH output Phase node, the junction of the internal high-side and low-side power MOSFETs and the output inductor.
13 PH output Phase node, the junction of the internal high-side and low-side power MOSFETs and the output inductor.
14 PH output Phase node, the junction of the internal high-side and low-side power MOSFETs and the output inductor.
15 PGND power_in Power ground and high-current return for the low-side driver and power MOSFET, to be connected with large copper areas.
16 PGND power_in Power ground and high-current return for the low-side driver and power MOSFET, to be connected with large copper areas.
17 PGND power_in Power ground and high-current return for the low-side driver and power MOSFET, to be connected with large copper areas.
18 PGND power_in Power ground and high-current return for the low-side driver and power MOSFET, to be connected with large copper areas.
19 PGND power_in Power ground and high-current return for the low-side driver and power MOSFET, to be connected with large copper areas.
20 VIN power_in Input supply for the power MOSFET switches and internal bias regulator; bypass to PGND close to the package with a low-ESR 1-µF to 10-µF ceramic capacitor.
21 VIN power_in Input supply for the power MOSFET switches and internal bias regulator; bypass to PGND close to the package with a low-ESR 1-µF to 10-µF ceramic capacitor.
22 VIN power_in Input supply for the power MOSFET switches and internal bias regulator; bypass to PGND close to the package with a low-ESR 1-µF to 10-µF ceramic capacitor.
23 VIN power_in Input supply for the power MOSFET switches and internal bias regulator; bypass to PGND close to the package with a low-ESR 1-µF to 10-µF ceramic capacitor.
24 VIN power_in Input supply for the power MOSFET switches and internal bias regulator; bypass to PGND close to the package with a low-ESR 1-µF to 10-µF ceramic capacitor.
25 VBIAS power_out Internal bias regulator output supplying internal circuitry; bypass to AGND with a high-quality, low-ESR 0.1-µF to 1-µF ceramic capacitor.
26 SS/ENA bidirectional Dual-function slow-start and enable pin that provides logic input to enable or disable operation and a capacitor input to set start-up time.
27 FSEL input Frequency select logic input that selects between two internally set switching frequencies.
28 RT input Frequency-setting resistor input; connect a resistor from RT to AGND to set the switching frequency.
29 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-28-EP
Category Power Management (PMIC)
Pins 29

CAD (KiCad official)

  • Symbol: TPS54616PWPR
  • Footprint: Package_SO:TSSOP-28-1EP_4.4x9.7mm_P0.65mm_EP2.85x6.7mm
  • 3D model: HTSSOP-28-EP (KiCad packages3D, STEP)
  • 3D model files: tps54616pwpr-etched.step / tps54616pwpr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps54616pwpr.step / tps54616pwpr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (26 pp, sha256 bd993d34da5aaf2a, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF