component
TPS54394PWP
Public Made by Adomby adom
Texas Instruments DC-DC Converters, HTSSOP-16-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTPS54394PWP
Texas Instruments · DC-DC Converters · HTSSOP-16-EP
TPS54394PWP from Texas Instruments, in a HTSSOP-16-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN1 | power_in | Power input connecting to high-side NFET drains with input voltage 4.5V to 18V. |
| 2 | VBST1 | power_in | Bootstrap supply for high-side NFET gate driver with 0.1µF capacitor to SW1 and internal diode to VREG5. |
| 3 | SW1 | bidirectional | Switch node for high and low-side NFETs serving as current comparator input. |
| 4 | PGND1 | power_in | Ground return for low-side MOSFETs serving as current comparator input. |
| 5 | EN1 | input | Enable input; pull high to enable channel 1 with 2.0V high and 0.4V low thresholds. |
| 6 | PG1 | tri_state | Open-drain power-good output for channel 1; goes low when output voltage is out of regulation (84%-116% threshold). |
| 7 | VFB1 | input | Feedback input for channel 1 using resistor divider connected to output voltage. |
| 8 | GND | power_in | Signal ground for sensitive signal and feedback returns. |
| 9 | VREG5 | power_out | 5.5V regulated output requiring 1µF minimum ceramic bypass capacitor; active when ENx high. |
| 10 | VFB2 | input | Feedback input for channel 2 using resistor divider connected to output voltage. |
| 11 | PG2 | tri_state | Open-drain power-good output for channel 2; goes low when output voltage is out of regulation (84%-116% threshold). |
| 12 | EN2 | input | Enable input; pull high to enable channel 2 with 2.0V high and 0.4V low thresholds. |
| 13 | PGND2 | power_in | Ground return for low-side MOSFETs serving as current comparator input. |
| 14 | SW2 | bidirectional | Switch node for high and low-side NFETs serving as current comparator input. |
| 15 | VBST2 | power_in | Bootstrap supply for high-side NFET gate driver with 0.1µF capacitor to SW2 and internal diode to VREG5. |
| 16 | VIN2 | power_in | Supply input for 5.5V linear regulator with input voltage 4.5V to 18V. |
| 17 | PowerPAD | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | HTSSOP-16-EP |
| Category | Power Supply Chip |
| Pins | 17 |
CAD (KiCad official)
- Symbol:
TPS54394PWP - Footprint:
Package_SO:TSSOP-16-1EP_4.4x5mm_P0.65mm - 3D model: HTSSOP-16-EP (KiCad packages3D, STEP)
- 3D model files:
tps54394pwp-etched.step/tps54394pwp-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps54394pwp.step/tps54394pwp.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (32 pp, sha256
d048a180d36720dd, retrieved 2026-10-05, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).