Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS54386TPWPRQ1

Texas Instruments · DC-DC Converters · HTSSOP-14-EP

TPS54386TPWPRQ1 from Texas Instruments, in a HTSSOP-14-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PVDD1 power_in Power input to output 1 high-side MOSFET; bypass to ground with 10-μF or greater low-ESR ceramic capacitor.
2 BOOT1 input Bootstrap supply for output 1 high-side gate driver; connect 22-nF to 82-nF capacitor between this pin and SW1.
3 SW1 output Switching output for output 1 PWM; snubber recommended to reduce ringing on this node.
4 GND power_in Ground reference pin for device; connect directly to thermal pad on bottom side.
5 EN1 input Active-low enable input for output 1; enables when <0.9 V, disables when >1.55 V with 50-mV hysteresis.
6 EN2 input Active-low enable input for output 2; enables when <0.9 V, disables when >1.55 V with 50-mV hysteresis.
7 FB1 input Voltage feedback input for output 1; error amplifier regulates this pin to 800-mV internal reference voltage.
8 FB2 input Voltage feedback input for output 2; error amplifier regulates this pin to 800-mV internal reference voltage.
9 ILIM2 input Current limit threshold selection input for output 2; internal 150-kΩ divider connects BP to this pin and to ground.
10 SEQ input Sequencing mode selection pin; internal 150-kΩ divider connects BP to this pin and to ground for output startup sequence control.
11 BP power_out Regulated 5.25-V output from internal LDO regulator; bypass to ground with 4.7-μF to 10-μF low-ESR ceramic capacitor.
12 SW2 output Switching output for output 2 PWM; snubber recommended to reduce ringing on this node.
13 BOOT2 input Bootstrap supply for output 2 high-side gate driver; connect 22-nF to 82-nF capacitor between this pin and SW2.
14 PVDD2 power_in Power input for device control circuitry and output 2 high-side MOSFET; bypass to ground with 10-μF or greater low-ESR ceramic capacitor.
15 Thermal pad passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-14-EP
Category Power Management (PMIC)
Pins 15

CAD (KiCad official)

  • Symbol: TPS54386TPWPRQ1
  • Footprint: Package_SO:TSSOP-14-1EP_4.4x5mm_P0.65mm
  • 3D model: HTSSOP-14-EP (KiCad packages3D, STEP)
  • 3D model files: tps54386tpwprq1-etched.step / tps54386tpwprq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps54386tpwprq1.step / tps54386tpwprq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (54 pp, sha256 286d9af6abcb22d4, retrieved 2026-10-03, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF