component
TPS54329DDAR
Public Made by Adomby adom
Texas Instruments DC-DC Converters, SOIC-8-EP. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTPS54329DDAR
Texas Instruments · DC-DC Converters · SOIC-8-EP
TPS54329DDAR from Texas Instruments, in a SOIC-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VBST | power_in | Bootstrap supply for high-side FET gate drive; connect 0.1µF capacitor between VBST and SW pins, with internal diode to VREG5. |
| 2 | VIN | power_in | Input voltage supply pin. |
| 3 | SW | output | Switch node connection between high-side NFET and low-side NFET. |
| 4 | GND | power_in | Power ground return for switching circuit; connect sensitive SS and VFB returns at a single point. |
| 5 | VFB | input | Converter feedback input; connect to output voltage with feedback resistor divider. |
| 6 | VREG5 | power_out | 5.5 V regulated power supply output; connect 0.47µF capacitor to GND (inactive when EN is low). |
| 7 | EN | input | Enable input control (active high); must be pulled up to enable the device. |
| 8 | SS | input | Soft-start control; connect external capacitor to GND for adjustable soft-start time. |
| 9 | Exposed Thermal Pad | power_in | Thermal pad for heat dissipation; must be soldered to PCB and connected to GND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8-EP |
| Category | Power Management (PMIC) |
| Pins | 9 |
CAD (KiCad official)
- Symbol:
TPS54329DDAR - Footprint:
Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm - 3D model: SOIC-8-EP (KiCad packages3D, STEP)
- 3D model files:
tps54329ddar-etched.step/tps54329ddar-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps54329ddar.step/tps54329ddar.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (30 pp, sha256
4e69e9b93fb82133, retrieved 2026-09-22, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).