component

TPS54316PWPR

Public Made by Adom

by adom

Texas Instruments DC-DC Converters, HTSSOP-20-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps54316pwprfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17h ago
viewers tps54316pwpr: viewers · Ray 17h ago
package.json Publish 0.1.0 · Ray 17h ago
page.json Set visibility: public · Ray 17h ago
README.md Initial commit: component/tps54316pwpr · Ray 17h ago
tps54316pwpr-etched.glb tps54316pwpr: factory component page (tier=lcsc) · Ray 17h ago
tps54316pwpr-etched.step tps54316pwpr: factory component page (tier=lcsc) · Ray 17h ago
tps54316pwpr-hero.glb Publish 0.1.0 · Ray 17h ago
tps54316pwpr-hero.overlay.json Publish 0.1.0 · Ray 17h ago
tps54316pwpr.glb Publish 0.1.0 · Ray 17h ago
tps54316pwpr.kicad_mod Publish 0.1.0 · Ray 17h ago
tps54316pwpr.kicad_sym Publish 0.1.0 · Ray 17h ago
tps54316pwpr.lbr Publish 0.1.0 · Ray 17h ago
tps54316pwpr.step Publish 0.1.0 · Ray 17h ago

TPS54316PWPR

Texas Instruments · DC-DC Converters · HTSSOP-20-EP

TPS54316PWPR from Texas Instruments, in a HTSSOP-20-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 AGND power_in Analog ground return for compensation network, output divider, slow-start capacitor, VBIAS capacitor, RT resistor, and PowerPAD connection.
2 VSENSE input Error amplifier inverting input; connect directly to output voltage sense point.
3 NC unconnected No internal connection.
4 PWRGD output Powergood open-drain output; high impedance when VSENSE ≥ 90% Vref, otherwise low; output is low when SS/ENA is low or internal shutdown signal is active.
5 BOOT input Bootstrap input; connect 0.022-µF to 0.1-µF low-ESR capacitor from BOOT to PH for high-side FET driver.
6 PH output Phase node; junction of internal high-side and low-side power MOSFETs and output inductor.
7 PH output Phase node; junction of internal high-side and low-side power MOSFETs and output inductor.
8 PH output Phase node; junction of internal high-side and low-side power MOSFETs and output inductor.
9 PH output Phase node; junction of internal high-side and low-side power MOSFETs and output inductor.
10 PH output Phase node; junction of internal high-side and low-side power MOSFETs and output inductor.
11 PGND power_in Power ground; high current return for low-side driver and power MOSFET; connect with large copper areas to input and output supply returns.
12 PGND power_in Power ground; high current return for low-side driver and power MOSFET; connect with large copper areas to input and output supply returns.
13 PGND power_in Power ground; high current return for low-side driver and power MOSFET; connect with large copper areas to input and output supply returns.
14 VIN power_in Input supply for power MOSFET switches and internal bias regulator; bypass to PGND with 1-µF to 10-µF ceramic capacitor.
15 VIN power_in Input supply for power MOSFET switches and internal bias regulator; bypass to PGND with 1-µF to 10-µF ceramic capacitor.
16 VIN power_in Input supply for power MOSFET switches and internal bias regulator; bypass to PGND with 1-µF to 10-µF ceramic capacitor.
17 VBIAS power_out Internal bias regulator output; supplies regulated voltage to internal circuitry; bypass to AGND with 0.1-µF to 1.0-µF ceramic capacitor.
18 SS/ENA input Slow-start/enable input; provides logic input to enable/disable device operation and capacitor connection point to externally set start-up time.
19 FSEL input Frequency select input; provides logic input to select between two internally set switching frequencies.
20 RT input Frequency setting resistor input; connect resistor from RT to AGND to set switching frequency.
21 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-20-EP
Category Power Management (PMIC)
Pins 21

CAD (KiCad official)

  • Symbol: TPS54316PWPR
  • Footprint: Package_SO:TSSOP-20-1EP_4.4x6.5mm_P0.65mm_EP2.15x3.35mm
  • 3D model: HTSSOP-20-EP, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.2 mm nominal TSSOP height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: tps54316pwpr-etched.step / tps54316pwpr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps54316pwpr.step / tps54316pwpr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (31 pp, sha256 877a5f0bc56ab487, retrieved 2026-10-05, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF