main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 15d ago
viewers tps54226rgtr: viewers · Ray 15d ago
package.json Publish 0.1.0 · Ray 15d ago
page.json Set visibility: public · Ray 15d ago
README.md Publish 0.1.0 · Ray 15d ago
tps54226rgtr-etched.glb tps54226rgtr: factory component page (tier=mfr) · Ray 15d ago
tps54226rgtr-etched.step tps54226rgtr: factory component page (tier=mfr) · Ray 15d ago
tps54226rgtr-hero.glb tps54226rgtr: hero GLB from the etched model (keeps the MPN mark) · Ray 15d ago
tps54226rgtr-hero.overlay.json Publish 0.1.0 · Ray 15d ago
tps54226rgtr.glb Publish 0.1.0 · Ray 15d ago
tps54226rgtr.kicad_mod Publish 0.1.0 · Ray 15d ago
tps54226rgtr.kicad_sym Publish 0.1.0 · Ray 15d ago
tps54226rgtr.lbr Publish 0.1.0 · Ray 15d ago
tps54226rgtr.step Publish 0.1.0 · Ray 15d ago

TPS54226RGTR

Texas Instruments · DC-DC Converters · TQFN-16-EP(3x3)

TPS54226RGTR from Texas Instruments, in a TQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VFB input Converter feedback input; connect with feedback resistor divider.
2 VREG5 power_out 5.5 V power supply output; a capacitor (typical 1 µF) should be connected to GND.
3 SS passive Soft-start control; an external capacitor should be connected to GND.
4 GND power_in Signal ground pin.
5 PG output Open drain power good output.
6 EN input Enable control input.
7 PGND1 power_in Ground return for low-side MOSFET and input of current comparators; connect PGND and GND strongly together near the IC.
8 PGND2 power_in Ground return for low-side MOSFET and input of current comparators; connect PGND and GND strongly together near the IC.
9 SW1 passive Switch node connection between high-side NFET and low-side NFET; also serves as input to current comparators.
10 SW2 passive Switch node connection between high-side NFET and low-side NFET; also serves as input to current comparators.
11 SW3 passive Switch node connection between high-side NFET and low-side NFET; also serves as input to current comparators.
12 VBST passive Supply input for high-side NFET gate driver (boost terminal); connect capacitor from this pin to the SW terminals, with an internal PN diode between VREG5 and VBST.
13 VIN1 power_in Power input connected to high side NFET drain; VIN range 2 V to 18 V.
14 VIN2 power_in Power input connected to high side NFET drain; VIN range 2 V to 18 V.
15 VCC power_in Supply input for 5 V internal linear regulator for the control circuitry; range 4.5 V to 18 V.
16 VO input Connect to output of converter; used for on-time adjustment.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TQFN-16-EP(3x3)
Category Power Supply Chip
Pins 17

CAD (KiCad official)

  • Symbol: TPS54226RGTR
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: TQFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tps54226rgtr-etched.step / tps54226rgtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps54226rgtr.step / tps54226rgtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (35 pp, sha256 d9f47227fe611407, retrieved 2026-10-11, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF