component

TPS54201DDCR

Public Made by Adom

by adom

Texas Instruments LED Drivers, TSOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentdisplay modules - led drivers - display driverstps54201ddcrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
tps54201ddcr / README.md
History Download
Ray Publish 0.1.0 206bf7d 11h ago

TPS54201DDCR

Texas Instruments · LED Drivers · TSOT-23-6

TPS54201DDCR from Texas Instruments, in a TSOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Power ground.
2 SW output Switching node to the external inductor; rated -0.3 V to 30 V (-5 V for 20 ns transient) absolute maximum.
3 VIN power_in Input supply voltage, 4.5 V to 28 V recommended operating range.
4 FB input LED current-detection feedback input, -0.1 V to 6 V recommended operating range.
5 PWM input Dimming input, default low (internally pulled low); in analog dimming mode the internal reference is proportional to the PWM input duty cycle, and in PWM dimming mode LED current is on during the PWM high period.
6 BOOT output A bootstrap capacitor is required between BOOT and SW; BOOT-SW recommended -0.1 V to 6.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSOT-23-6
Category Display Modules / LED Drivers / Display Drivers
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input voltage range VIN VVIN 4.5 28 V 6
Shutdown current IOFF 2 8.6 µA PWM = GND 6
VIN UVLO rising VVIN_UVLO 3.83 4.2 4.47 V Rising VVIN 6
VIN UVLO falling VVIN_UVLO 3.4 3.7 3.95 V Falling VVIN 6
Analog dimming-mode threshold rising VADIM 1.97 2.07 2.17 V Rising VPWM 6
PWM dimming-mode threshold rising VPDIM 0.9 1 1.1 V Rising VPWM 6
PWM duty threshold rising VPWM 0.91 1 1.12 V Rising VPWM 6
PWM duty threshold falling VPWM 0.5 0.63 0.72 V Falling VPWM 6
Shutdown threshold VPWM_SHUTDOWN 0.35 0.55 V 6
Feedback voltage analog dimming VFB1 201 205 210 mV PWM = 3.3 V, SW duty cycle > 90% 6
Feedback voltage PWM dimming VFB2 96 100 104 mV PWM = 1.5 V, SW duty cycle > 90% 6
BOOT-SW UVLO rising VBOOT_UVLO 2.1 2.33 V Rising 6
BOOT-SW UVLO falling VBOOT_UVLO 2 2.2 V Falling 6
High-side FET on-resistance RHSD 150 259 mΩ VBOOT, VSW= 6 V 6
Low-side FET on-resistance RLSD 70 120 mΩ VVIN > 6 V 6
High-side current limit 1 ILIM_HS1 2.4 3 3.6 A PWM dimming mode, or analog dimming mode and PWM duty cycle >25% 6
High-side current limit 2 ILIM_HS2 1 1.4 1.8 A Analog dimming mode and PWM duty cycle <25% 6
Low-side source current limit ILIM_LS_SOURCE 2.3 3.3 4.4 A VVIN > 6 V 6
Low-side sink current limit ILIM_LS_SINK 1.25 1.7 2.2 A VVIN > 6 V 6
Thermal shutdown 150 160 170 °C Rising temperature 6
Switching frequency fsw 480 600 700 kHz 7
Minimum on-time tMIN_ON 90 105 ns Measured at 90% to 90% and 1-A loading 7
Abs max VIN VI -0.3 30 V VIN 5
Abs max PWM VI -0.3 7 V PWM 5
Abs max FB VI -0.3 7 V FB 5
Abs max BOOT-SW VO -0.3 7 V BOOT-SW 5
Abs max SW VO -0.3 30 V SW 5
Abs max SW transient VO -5 30 V SW (20 ns transient) 5
Abs max junction temperature TJ -40 150 °C Operating junction temperature 5
Storage temperature Tstg -65 150 °C 5
ESD HBM V(ESD) -4000 4000 V Human-body model per ANSI/ESDA/JEDEC JS-001 5
ESD CDM V(ESD) -1500 1500 V Charged-device model per JESD22-C101 5
Recommended VIN VI 4.5 28 V VIN 5
Recommended PWM VI -0.1 6 V PWM 5
Recommended FB VI -0.1 6 V FB 5
Recommended BOOT-SW VO -0.1 6.5 V BOOT-SW 5
Recommended SW VO -0.1 28 V SW 5
Recommended junction temperature TJ -40 125 °C Operating junction temperature 5
Junction-to-ambient thermal resistance RθJA 89.2 °C/W DDC (SOT-23-THIN), 6 pins 5
Junction-to-case (top) thermal resistance RθJC(top) 39.5 °C/W DDC (SOT-23-THIN), 6 pins 5
Junction-to-board thermal resistance RθJB 14.7 °C/W DDC (SOT-23-THIN), 6 pins 5
Junction-to-top characterization parameter ψJT 1.2 °C/W DDC (SOT-23-THIN), 6 pins 5
Junction-to-board characterization parameter ψJB 14.7 °C/W DDC (SOT-23-THIN), 6 pins 5
Thermal shutdown hysteresis 10 °C Hysteresis 6
VIN UVLO hysteresis VVIN_UVLO 470 mV Hysteresis 6
Overvoltage protection VOVP 1 V 6
Internal soft-start time tSS 0.6 ms 7

CAD (KiCad official)

  • Symbol: TPS54201DDCR
  • Footprint: Package_TO_SOT_SMD:TSOT-23-6
  • 3D model: TSOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: tps54201ddcr-etched.step / tps54201ddcr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps54201ddcr.step / tps54201ddcr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 33c908cac1833aa0, retrieved 2026-10-22, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF