component

TPS5410MDREP

Public Made by Adom

by adom

Texas Instruments DC-DC Converters, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps5410mdrepfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20d ago
viewers tps5410mdrep: viewers · Ray 20d ago
package.json Publish 0.1.0 · Ray 20d ago
page.json Set visibility: public · Ray 20d ago
README.md Initial commit: component/tps5410mdrep · Ray 20d ago
tps5410mdrep-etched.glb tps5410mdrep: factory component page (tier=lcsc) · Ray 20d ago
tps5410mdrep-etched.step tps5410mdrep: factory component page (tier=lcsc) · Ray 20d ago
tps5410mdrep-hero.glb tps5410mdrep: hero GLB from the etched model (keeps the MPN mark) · Ray 20d ago
tps5410mdrep-hero.overlay.json Publish 0.1.0 · Ray 20d ago
tps5410mdrep.glb Publish 0.1.0 · Ray 20d ago
tps5410mdrep.kicad_mod Publish 0.1.0 · Ray 20d ago
tps5410mdrep.kicad_sym Publish 0.1.0 · Ray 20d ago
tps5410mdrep.lbr Publish 0.1.0 · Ray 20d ago
tps5410mdrep.step Publish 0.1.0 · Ray 20d ago

TPS5410MDREP

Texas Instruments · DC-DC Converters · SOIC-8

TPS5410MDREP from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 BOOT passive Boost capacitor for the high-side FET gate driver; connect a 0.01 μF low-ESR capacitor from the BOOT pin to the PH pin.
2 NC unconnected Not connected internally.
3 NC unconnected Not connected internally.
4 VSENSE input Feedback voltage input for the regulator; connect to the output voltage divider, with steady-state VSENSE equal to the 1.221 V voltage reference.
5 ENA input On/off control; below 0.5 V the device stops switching, and the pin can be floated to enable the device because it has an internal pullup current source.
6 GND power_in Ground.
7 VIN power_in Input supply voltage, 5.5 V to 36 V recommended operating range; bypass to GND close to the package with a high-quality, low-ESR ceramic capacitor.
8 PH output Source of the high-side power MOSFET, connected to the external inductor and catch diode; steady-state absolute maximum rating is -0.6 V to 40 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: TPS5410MDREP
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tps5410mdrep-etched.step / tps5410mdrep-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps5410mdrep.step / tps5410mdrep.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (27 pp, sha256 513529f4192b0d21, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF