component
TPS54062DRBR
Public Made by Adomby adom
Texas Instruments DC-DC Converters, SON-8-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 19h ago |
| viewers | 19h ago |
| package.json | 19h ago |
| page.json | 19h ago |
| README.md | 19h ago |
| tps54062drbr-etched.glb | 19h ago |
| tps54062drbr-etched.step | 19h ago |
| tps54062drbr-hero.glb | 19h ago |
| tps54062drbr-hero.overlay.json | 19h ago |
| tps54062drbr.glb | 19h ago |
| tps54062drbr.kicad_mod | 19h ago |
| tps54062drbr.kicad_sym | 19h ago |
| tps54062drbr.lbr | 19h ago |
| tps54062drbr.step | 19h ago |
| verification.json | 19h ago |
TPS54062DRBR
Texas Instruments · DC-DC Converters · SON-8-EP(3x3)
TPS54062DRBR from Texas Instruments, in a SON-8-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | BOOT | output | A bootstrap capacitor is required between BOOT and PH; if its voltage drops below the minimum required by the output device, the output is forced off until the capacitor is refreshed. |
| 2 | VIN | power_in | Input supply voltage, 4.7 V to 60 V. |
| 3 | EN | input | Enable pin with internal pull-up current source; pull below 1.14 V to disable and float to enable, and two resistors adjust the input undervoltage lockout. |
| 4 | RT/CLK | input | Resistor timing and external clock pin that sets the switching frequency with a resistor to ground and becomes a synchronization input when pulled above the PLL upper threshold. |
| 5 | VSENSE | input | Inverting input of the transconductance (gm) error amplifier, rated for a maximum of 6 V absolute. |
| 6 | COMP | output | Error amplifier output and input to the output switch current comparator; frequency compensation components connect to this pin. |
| 7 | GND | power_in | Ground; must be electrically connected to the exposed thermal pad on the printed circuit board for proper operation. |
| 8 | PH | output | Source of the internal high-side power MOSFET and drain of the internal low-side MOSFET, rated up to 62 V. |
| 9 | Thermal Pad | power_in | Exposed thermal pad that must be electrically connected to GND on the printed circuit board for proper operation; VSON-8 package only. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SON-8-EP(3x3) |
| Category | Power Management (PMIC) |
| Pins | 9 |
CAD (KiCad official)
- Symbol:
TPS54062DRBR - Footprint:
Package_SON:WSON-8-1EP_3x3mm_P0.5mm_EP1.6x2.0mm - 3D model: SON-8-EP(3x3) (KiCad packages3D, STEP)
- 3D model files:
tps54062drbr-etched.step/tps54062drbr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps54062drbr.step/tps54062drbr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (44 pp, sha256
6c49a9788f84977e, retrieved 2026-11-06, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).