main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 4h ago
viewers tps53321rgtt: viewers · Ray 4h ago
package.json Publish 0.1.0 · Ray 4h ago
page.json Set visibility: public · Ray 4h ago
README.md Initial commit: component/tps53321rgtt · Ray 4h ago
tps53321rgtt-etched.glb tps53321rgtt: factory component page (tier=lcsc) · Ray 4h ago
tps53321rgtt-etched.step tps53321rgtt: factory component page (tier=lcsc) · Ray 4h ago
tps53321rgtt-hero.glb Publish 0.1.0 · Ray 4h ago
tps53321rgtt-hero.overlay.json Publish 0.1.0 · Ray 4h ago
tps53321rgtt.glb Publish 0.1.0 · Ray 4h ago
tps53321rgtt.kicad_mod Publish 0.1.0 · Ray 4h ago
tps53321rgtt.kicad_sym Publish 0.1.0 · Ray 4h ago
tps53321rgtt.lbr Publish 0.1.0 · Ray 4h ago
tps53321rgtt.step Publish 0.1.0 · Ray 4h ago

TPS53321RGTT

Texas Instruments · DC-DC Converters · VQFN-16-EP(3x3)

TPS53321RGTT from Texas Instruments, in a VQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 EN input Enable input, internally pulled up to VDD with a 1.35-MΩ resistor.
2 SYNC bidirectional Synchronization signal for input interleaving; master sends 180° out-of-phase signal to slave, and SYNC frequency must be within ±20% of slave nominal frequency.
3 PGD output Open-drain power good output flag, pulled up to an external rail through a resistor.
4 VBST power_in Supply input for high-side MOSFET (bootstrap terminal), with a capacitor connected from this pin to SW.
5 SW bidirectional Output inductor connection to integrated power devices.
6 SW bidirectional Output inductor connection to integrated power devices.
7 SW bidirectional Output inductor connection to integrated power devices.
8 PS input Mode configuration pin (10-µA current): ground = FCCM slave, high/floating = FCCM master, 24.3 kΩ = DE slave, 57.6 kΩ = HEF mode, 105 kΩ = reserved, 174 kΩ = DE master.
9 COMP output Error amplifier compensation terminal; Type III compensation is recommended for stability.
10 FB input Voltage feedback input, also used for OVP, UVP, and PGD determination.
11 AGND power_in Device analog ground terminal.
12 VDD power_in Input bias supply for analog functions, 2.9 V to 3.5 V recommended.
13 VIN power_in Gate driver supply and power conversion voltage input, 2.9 V to 6 V.
14 VIN power_in Gate driver supply and power conversion voltage input, 2.9 V to 6 V.
15 PGND power_in IC power ground terminal.
16 PGND power_in IC power ground terminal.
17 PGND power_in Thermal pad, connected to PGND per the typical application circuit.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-16-EP(3x3)
Category Power Supply Chip
Pins 17

CAD (KiCad official)

  • Symbol: TPS53321RGTT
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: VQFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tps53321rgtt-etched.step / tps53321rgtt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps53321rgtt.step / tps53321rgtt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (28 pp, sha256 e4f58bb337095e37, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF