Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS53311RGTR

Texas Instruments · DC-DC Converters · QFN-16-EP(3x3)

TPS53311RGTR from Texas Instruments, in a QFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 EN input Enable input. Internally pulled up to VDD with a 1.35-MΩ resistor.
2 SYNC bidirectional Synchronization signal for input interleaving. Master SYNC pin sends out 180° out-of-phase signal to slave SYNC. SYNC frequency must be within ±20% of slave nominal frequency.
3 PGD output Power good output flag, open drain output. Pull up to an external rail through a resistor.
4 VBST power_in Supply input for high-side MOSFET (bootstrap terminal). Connect capacitor from this pin to SW terminal.
5 SW bidirectional Output inductor connection to integrated power devices.
6 SW bidirectional Output inductor connection to integrated power devices.
7 SW bidirectional Output inductor connection to integrated power devices.
8 PS input Mode configuration pin (with 10 µA current): Connecting to ground for Forced CCM slave, pulled high or floating for Forced CCM master, or connect to GND with 24.3 kΩ for DE slave, 57.6 kΩ for HEF mode, 105 kΩ for reserved mode, or 174 kΩ for DE master.
9 COMP output Error amplifier compensation terminal. Type III compensation method is recommended for stability.
10 FB input Voltage feedback input. Also used for OVP, UVP, and PGD determination.
11 AGND power_in Device analog ground terminal.
12 VDD power_in Input bias supply for analog functions. Nominal 3.3-V input voltage range 2.9 V to 3.5 V.
13 VIN power_in Gate driver supply and power conversion voltage input. VIN supply voltage range 2.9 V to 6 V.
14 VIN power_in Gate driver supply and power conversion voltage input. VIN supply voltage range 2.9 V to 6 V.
15 PGND power_in IC power ground terminal.
16 PGND power_in IC power ground terminal.
17 PAD power_in Exposed thermal pad. Must be soldered to printed circuit board. Connect to power ground through multiple vias for thermal and mechanical performance.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package QFN-16-EP(3x3)
Category Power Management (PMIC)
Pins 17

CAD (KiCad official)

  • Symbol: TPS53311RGTR
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: QFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tps53311rgtr-etched.step / tps53311rgtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps53311rgtr.step / tps53311rgtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (29 pp, sha256 7a23b8867ac033e6, retrieved 2026-09-24, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF