component
TPS51716RUKR
Public Made by Adomby adom
Texas Instruments Power Management Specialized - PMIC, WQFN-20-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS51716RUKR
Texas Instruments · Power Management Specialized - PMIC · WQFN-20-EP(3x3)
TPS51716RUKR from Texas Instruments, in a WQFN-20-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VTTSNS | input | VTT output voltage feedback; connect to the positive node of the VTT output capacitor(s) as a separate trace from the high-current line. |
| 2 | VLDOIN | power_in | Power supply input for the VTT LDO; connect VDDQ in typical application. |
| 3 | VTT | power_out | VTT 2-A LDO output; needs 10 μF or larger capacitance for stability. |
| 4 | VTTGND | power_in | Power ground for the VTT LDO. |
| 5 | VTTREF | power_out | Buffered VTT reference output (10 mA sink/source); needs 0.22 μF or larger capacitance for stability. |
| 6 | VREF | power_out | 1.8-V reference output. |
| 7 | GND | power_in | Signal ground. |
| 8 | REFIN | input | Reference input for VDDQ; connect to the midpoint of a resistor divider from VREF to GND and add a capacitor for stable operation. |
| 9 | VDDQSNS | input | VDDQ output voltage feedback, reference input for VTTREF, and also the power supply for VTTREF. |
| 10 | PGND | power_in | Gate driver power ground and RDS(on) current sensing input(+). |
| 11 | DRVL | output | Low-side MOSFET gate driver output. |
| 12 | V5IN | power_in | 5-V power supply input for internal circuits and MOSFET gate drivers. |
| 13 | SW | bidirectional | High-side MOSFET gate driver return and RDS(on) current sensing input(-). |
| 14 | DRVH | output | High-side MOSFET gate driver output. |
| 15 | VBST | input | High-side MOSFET gate driver bootstrap voltage input; connect a capacitor from VBST to SW. |
| 16 | S5 | input | S5 signal input (see Table 1). |
| 17 | S3 | input | S3 signal input (see Table 1). |
| 18 | TRIP | input | Connect resistor to GND to set OCL at VTRIP/8; outputs 10 μA at room temperature, TC = 4700 ppm/°C. |
| 19 | MODE | input | Connect resistor to GND to configure switching frequency, control mode and discharge mode (see Table 2). |
| 20 | PGOOD | output | Powergood open-drain output that goes high when the VDDQ output voltage is within the target range. |
| 21 | Thermal Pad | passive | Thermal pad; connect directly to system GND plane with multiple vias. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | WQFN-20-EP(3x3) |
| Category | Power Supply Chip |
| Pins | 21 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| V5IN supply voltage | V5IN | 4.5 | 5.5 | V | 5 | ||
| Operating free-air temperature | TA | -40 | 85 | °C | 5 | ||
| VLDOIN, VDDQSNS, REFIN input voltage | -0.1 | 3.5 | V | 5 | |||
| Junction temperature | TJ | 125 | °C | 4 | |||
| Storage temperature | Tstg | -55 | 150 | °C | 4 | ||
| V5IN, S3, S5, TRIP, MODE input voltage | -0.3 | 6 | V | 4 | |||
| VBST input voltage | VBST | -0.3 | 36 | V | 4 | ||
| SW input voltage | SW | -5 | 30 | V | 4 | ||
| Junction-to-ambient thermal resistance | RθJA | 94.1 | °C/W | RUK (WQFN) 20 pins | 5 | ||
| Junction-to-case (top) thermal resistance | RθJC(top) | 58.1 | °C/W | 5 | |||
| Junction-to-board thermal resistance | RθJB | 64.3 | °C/W | 5 | |||
| VREF output voltage | VVREF | 1.7856 | 1.8 | 1.8144 | V | 0 μA ≤ IVREF <300 μA, TA = -10°C to 85°C | 6 |
| VREF output voltage | VVREF | 1.782 | 1.818 | V | 0 μA ≤ IVREF <300 μA, TA = -40°C to 85°C | 6 | |
| VTTREF output voltage tolerance to VVDDQ | VVTTREF | 49.2 | 50.8 | % | /IVTTREF/ <100 μA, 1.2 V ≤ VVDDQSNS ≤ 1.8 V | 6 | |
| VTTREF output voltage tolerance to VVDDQ | VVTTREF | 49 | 51 | % | /IVTTREF/ <10 mA, 1.2 V ≤ VVDDQSNS ≤ 1.8 V | 6 | |
| VTT output voltage tolerance to VTTREF | VVTTTOL | -20 | 20 | mV | /IVTT/ ≤ 10 mA, 1.2 V ≤ VVDDQSNS ≤ 1.8 V, IVTTREF= 0 A | 6 | |
| VTT output voltage tolerance to VTTREF | VVTTTOL | -30 | 30 | mV | /IVTT/ ≤ 1 A, 1.2 ≤ VVDDQSNS ≤ 1.8 V, IVTTREF= 0 A | 6 | |
| VTT output voltage tolerance to VTTREF | VVTTTOL | -40 | 40 | mV | /IVTT/ ≤ 2 A, 1.4 V ≤ VVDDQSNS ≤ 1.8 V, IVTTREF= 0 A | 6 | |
| VTTSNS input bias current | IVTTSNSBIAS | -0.5 | 0 | 0.5 | μA | VS3 = 5 V, VS5 = 5 V, VVTTSNS = VVTTREF | 6 |
| MODE source current | IMODE | 14 | 15 | 16 | μA | 7 | |
| TRIP source current | ITRIP | 9 | 10 | 11 | μA | TA = 25°C, VTRIP = 0.4 V | 7 |
| V5IN UVLO wake-up | VUVLO | 4.2 | 4.4 | 4.5 | V | Wake-up | 7 |
| V5IN UVLO shutdown | VUVLO | 3.7 | 3.9 | 4.1 | V | Shutdown | 7 |
| VDDQ OVP threshold | VOVP | 118 | 120 | 122 | % | OVP detect voltage | 7 |
| VDDQ UVP threshold | VUVP | 66 | 68 | 70 | % | UVP detect voltage | 7 |
| HBM ESD | V(ESD) | -2000 | 2000 | V | HBM | 4 |
CAD (KiCad official)
- Symbol:
TPS51716RUKR - Footprint:
Package_DFN_QFN:UQFN-20-1EP_3x3mm_P0.4mm_EP1.85x1.85mm - 3D model: WQFN-20-EP(3x3) (KiCad packages3D, STEP)
- 3D model files:
tps51716rukr-etched.step/tps51716rukr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps51716rukr.step/tps51716rukr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (34 pp, sha256
9580a94642924230, retrieved 2026-10-22, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).