Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS51275BRUKR

Texas Instruments · DC-DC Converters · WQFN-20-EP(3x3)

TPS51275BRUKR from Texas Instruments, in a WQFN-20-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CS1 output Sets the channel 1 overcurrent (OCL) trip level; CS1 sources about 10 µA, and the CS1 voltage must be set between 0.2 V and 2 V over all operating temperatures through a resistor to GND.
2 VFB1 input Channel 1 voltage feedback input for the output regulation and OVP/UVP monitoring.
3 VREG3 power_out 3.3-V LDO output (100 mA) that supplies the analog circuitry; place a ceramic capacitor of 1 µF or larger (X5R or better) close to the pin.
4 VFB2 input Channel 2 voltage feedback input for the output regulation and OVP/UVP monitoring.
5 CS2 output Sets the channel 2 overcurrent (OCL) trip level; CS2 sources about 10 µA, and the CS2 voltage must be kept between 0.2 V and 2 V over all operating temperatures through a resistor to GND.
6 EN2 input Channel 2 enable input; the SMPS turns on above 1.6 V and off below 0.3 V.
7 PGOOD output Combined power-good open-drain output flag that must be pulled up to an external rail through a resistor.
8 SW2 output Channel 2 switch-node connection, which must be tied to the drain of the low-side MOSFET because it is used for inductor current sensing.
9 VBST2 input Bootstrap supply input for the channel 2 high-side MOSFET driver; connect a capacitor from this pin to SW2.
10 DRVH2 output Channel 2 high-side MOSFET gate driver output.
11 DRVL2 output Channel 2 low-side MOSFET gate driver output.
12 VIN power_in Power conversion input that must receive the same voltage as the drain of the high-side MOSFETs of both channels; the device operates from 5 V to 24 V.
13 VREG5 power_out 5-V LDO output (100 mA) that supplies the gate drivers; place a ceramic capacitor of 1 µF or larger (X5R or better) close to the pin.
14 VO1 input Channel 1 output voltage input that serves as the 5-V input for switch-over; the VREG5 switchover requires VO1 to be above VREG5 minus 1 V.
15 DRVL1 output Channel 1 low-side MOSFET gate driver output.
16 DRVH1 output Channel 1 high-side MOSFET gate driver output.
17 VBST1 input Bootstrap supply input for the channel 1 high-side MOSFET driver; connect a capacitor from this pin to SW1.
18 SW1 output Channel 1 switch-node connection, which must be tied to the drain of the low-side MOSFET because it is used for inductor current sensing.
19 VCLK output 260-kHz clock output for an external charge pump, available when EN1 is on and driven from VO1; leave open if unused.
20 EN1 input Channel 1 enable input; the SMPS turns on above 1.6 V and off below 0.3 V.
21 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WQFN-20-EP(3x3)
Category Power Management (PMIC)
Pins 21

CAD (KiCad official)

  • Symbol: TPS51275BRUKR
  • Footprint: Package_DFN_QFN:UQFN-20-1EP_3x3mm_P0.4mm_EP1.85x1.85mm
  • 3D model: WQFN-20-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tps51275brukr-etched.step / tps51275brukr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps51275brukr.step / tps51275brukr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (32 pp, sha256 3995a003a7a617e9, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF