component
TPS51225BRUKR
Public Made by Adomby adom
Texas Instruments DC-DC Converters, WQFN-20-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+58@@ -0,0 +1,58 @@+# TPS51225BRUKR++**Texas Instruments** · DC-DC Converters · WQFN-20-EP(3x3)++TPS51225BRUKR from Texas Instruments, in a WQFN-20-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | CS1 | output | Current sensing output; sources 10 µA at 25°C for setting channel 1 OCL trip level via external resistor; voltage range 0.2-2 V. |+| 2 | VFB1 | input | Feedback input for channel 1 output voltage monitoring and regulation. |+| 3 | VREG3 | power_out | 3.3 V always-on LDO output; supplies analog circuitry up to 100 mA. |+| 4 | VFB2 | input | Feedback input for channel 2 output voltage monitoring and regulation. |+| 5 | CS2 | output | Current sensing output; sources 10 µA at 25°C for setting channel 2 OCL trip level via external resistor; voltage range 0.2-2 V. |+| 6 | EN2 | input | Enable input for channel 2; enables SMPS when > 1.6 V, disables when < 0.3 V. |+| 7 | PGOOD | output | Open-drain power good output flag; sources 6.5 mA maximum when asserted. |+| 8 | SW2 | output | Switch node for channel 2 buck converter; connects to drain of high-side MOSFET and source of low-side MOSFET. |+| 9 | VBST2 | power_in | Bootstrap supply input for channel 2 high-side gate driver; connect capacitor between VBST2 and SW2. |+| 10 | DRVH2 | output | High-side driver output for channel 2 upper MOSFET. |+| 11 | DRVL2 | output | Low-side driver output for channel 2 lower MOSFET. |+| 12 | VIN | power_in | Power conversion input voltage; operating range 5.5-24 V; UVLO threshold 4.58 V wake-up. |+| 13 | VREG5 | power_out | 5 V LDO output; supplies gate drivers up to 100 mA; switches to VO1 when VO1 > VREG5-1V. |+| 14 | VO1 | input | Feedback input for channel 1 5 V output; monitors voltage and controls VREG5 switchover and VCLK enable. |+| 15 | DRVL1 | output | Low-side driver output for channel 1 lower MOSFET. |+| 16 | DRVH1 | output | High-side driver output for channel 1 upper MOSFET. |+| 17 | VBST1 | power_in | Bootstrap supply input for channel 1 high-side gate driver; connect capacitor between VBST1 and SW1. |+| 18 | SW1 | output | Switch node for channel 1 buck converter; connects to drain of high-side MOSFET and source of low-side MOSFET. |+| 19 | VCLK | output | 260 kHz clock output for charge pump; available when EN1 is high and driven by VO1 voltage. |+| 20 | EN1 | input | Enable input for channel 1; enables SMPS when > 1.6 V, disables when < 0.3 V. |+| 21 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | WQFN-20-EP(3x3) |+| Category | Power Management (PMIC) |+| Pins | 21 |++## CAD (KiCad official)++- Symbol: `TPS51225BRUKR`+- Footprint: `Package_DFN_QFN:UQFN-20-1EP_3x3mm_P0.4mm_EP1.85x1.85mm`+- 3D model: WQFN-20-EP(3x3) (KiCad packages3D, STEP)+- 3D model files: `tps51225brukr-etched.step` / `tps51225brukr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tps51225brukr.step` / `tps51225brukr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/tps51225b) (32 pp, sha256 `90becab25ed7799b`, retrieved 2026-10-03, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/tps51225brukr-datasheet.pdf)
page.jsonadded+240@@ -0,0 +1,240 @@+{+ "slug": "tps51225brukr",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments DC-DC Converters, WQFN-20-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "power management (pmic)",+ "tps51225brukr",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "tps51225brukr.kicad_sym",+ "tps51225brukr.kicad_mod",+ "tps51225brukr.glb",+ "tps51225brukr.step",+ "tps51225brukr.lbr",+ "docs/hero.png",+ "docs/tps51225brukr-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "tps51225brukr-hero.glb",+ "tps51225brukr-hero.overlay.json"+ ],+ "component": {+ "mpn": "TPS51225BRUKR",+ "manufacturer": "Texas Instruments",+ "package": "WQFN-20-EP(3x3)",+ "pin_count": 21,+ "category": "Power Management (PMIC)",+ "subcategory": "DC-DC Converters",+ "datasheet": "https://www.ti.com/cn/lit/gpn/tps51225b",+ "parts": {+ "symbol": "tps51225brukr.kicad_sym",+ "footprint": "tps51225brukr.kicad_mod",+ "model_3d": "tps51225brukr-hero.glb",+ "model_3d_plain": "tps51225brukr.glb",+ "model_3d_step": "tps51225brukr-etched.step",+ "model_3d_step_plain": "tps51225brukr.step",+ "lbr": "tps51225brukr.lbr"+ },+ "distributor_links": {+ "lcsc": 1848537,+ "digikey": "296-TPS51225BRUKRTR-ND",+ "mouser": "595-TPS51225BRUKR"+ },+ "distributor_check": {+ "checked_at": "2026-10-03T03:57:38Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "296-TPS51225BRUKRTR-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "595-TPS51225BRUKR",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "CS1",+ "type": "output",+ "description": "Current sensing output; sources 10 µA at 25°C for setting channel 1 OCL trip level via external resistor; voltage range 0.2-2 V."+ },+ {+ "number": "2",+ "name": "VFB1",+ "type": "input",+ "description": "Feedback input for channel 1 output voltage monitoring and regulation."+ },+ {+ "number": "3",+ "name": "VREG3",+ "type": "power_out",+ "description": "3.3 V always-on LDO output; supplies analog circuitry up to 100 mA."+ },+ {+ "number": "4",+ "name": "VFB2",+ "type": "input",+ "description": "Feedback input for channel 2 output voltage monitoring and regulation."+ },+ {+ "number": "5",+ "name": "CS2",+ "type": "output",+ "description": "Current sensing output; sources 10 µA at 25°C for setting channel 2 OCL trip level via external resistor; voltage range 0.2-2 V."+ },+ {+ "number": "6",+ "name": "EN2",+ "type": "input",+ "description": "Enable input for channel 2; enables SMPS when > 1.6 V, disables when < 0.3 V."+ },+ {+ "number": "7",+ "name": "PGOOD",+ "type": "output",+ "description": "Open-drain power good output flag; sources 6.5 mA maximum when asserted."+ },+ {+ "number": "8",+ "name": "SW2",+ "type": "output",+ "description": "Switch node for channel 2 buck converter; connects to drain of high-side MOSFET and source of low-side MOSFET."+ },+ {+ "number": "9",+ "name": "VBST2",+ "type": "power_in",+ "description": "Bootstrap supply input for channel 2 high-side gate driver; connect capacitor between VBST2 and SW2."+ },+ {+ "number": "10",+ "name": "DRVH2",+ "type": "output",+ "description": "High-side driver output for channel 2 upper MOSFET."+ },+ {+ "number": "11",+ "name": "DRVL2",+ "type": "output",+ "description": "Low-side driver output for channel 2 lower MOSFET."+ },+ {+ "number": "12",+ "name": "VIN",+ "type": "power_in",+ "description": "Power conversion input voltage; operating range 5.5-24 V; UVLO threshold 4.58 V wake-up."+ },+ {+ "number": "13",+ "name": "VREG5",+ "type": "power_out",+ "description": "5 V LDO output; supplies gate drivers up to 100 mA; switches to VO1 when VO1 > VREG5-1V."+ },+ {+ "number": "14",+ "name": "VO1",+ "type": "input",+ "description": "Feedback input for channel 1 5 V output; monitors voltage and controls VREG5 switchover and VCLK enable."+ },+ {+ "number": "15",+ "name": "DRVL1",+ "type": "output",+ "description": "Low-side driver output for channel 1 lower MOSFET."+ },+ {+ "number": "16",+ "name": "DRVH1",+ "type": "output",+ "description": "High-side driver output for channel 1 upper MOSFET."+ },+ {+ "number": "17",+ "name": "VBST1",+ "type": "power_in",+ "description": "Bootstrap supply input for channel 1 high-side gate driver; connect capacitor between VBST1 and SW1."+ },+ {+ "number": "18",+ "name": "SW1",+ "type": "output",+ "description": "Switch node for channel 1 buck converter; connects to drain of high-side MOSFET and source of low-side MOSFET."+ },+ {+ "number": "19",+ "name": "VCLK",+ "type": "output",+ "description": "260 kHz clock output for charge pump; available when EN1 is high and driven by VO1 voltage."+ },+ {+ "number": "20",+ "name": "EN1",+ "type": "input",+ "description": "Enable input for channel 1; enables SMPS when > 1.6 V, disables when < 0.3 V."+ },+ {+ "number": "21",+ "name": "EP",+ "type": "passive",+ "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-4-5-20251001",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: Thermal pad designation: Listed as 'Thermal' in datasheet table but unnumbered; designated as 'EP' (; VBST1 and VBST2 classified as power_in rather than input based on datasheet description as 'Supply i",+ "exposed pad 21 added from the footprint",+ "dropped thermal pad ['EP'] absent from footprint"+ ],+ "pages_sent": 12,+ "cost_usd": 0.1781,+ "at": "2026-10-03T03:57:16"+ },+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/gpn/tps51225b",+ "pages": 32,+ "sha256": "90becab25ed7799b",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 21,+ "described": 21,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}