Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS51225BRUKR

Texas Instruments · DC-DC Converters · WQFN-20-EP(3x3)

TPS51225BRUKR from Texas Instruments, in a WQFN-20-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CS1 output Current sensing output; sources 10 µA at 25°C for setting channel 1 OCL trip level via external resistor; voltage range 0.2-2 V.
2 VFB1 input Feedback input for channel 1 output voltage monitoring and regulation.
3 VREG3 power_out 3.3 V always-on LDO output; supplies analog circuitry up to 100 mA.
4 VFB2 input Feedback input for channel 2 output voltage monitoring and regulation.
5 CS2 output Current sensing output; sources 10 µA at 25°C for setting channel 2 OCL trip level via external resistor; voltage range 0.2-2 V.
6 EN2 input Enable input for channel 2; enables SMPS when > 1.6 V, disables when < 0.3 V.
7 PGOOD output Open-drain power good output flag; sources 6.5 mA maximum when asserted.
8 SW2 output Switch node for channel 2 buck converter; connects to drain of high-side MOSFET and source of low-side MOSFET.
9 VBST2 power_in Bootstrap supply input for channel 2 high-side gate driver; connect capacitor between VBST2 and SW2.
10 DRVH2 output High-side driver output for channel 2 upper MOSFET.
11 DRVL2 output Low-side driver output for channel 2 lower MOSFET.
12 VIN power_in Power conversion input voltage; operating range 5.5-24 V; UVLO threshold 4.58 V wake-up.
13 VREG5 power_out 5 V LDO output; supplies gate drivers up to 100 mA; switches to VO1 when VO1 > VREG5-1V.
14 VO1 input Feedback input for channel 1 5 V output; monitors voltage and controls VREG5 switchover and VCLK enable.
15 DRVL1 output Low-side driver output for channel 1 lower MOSFET.
16 DRVH1 output High-side driver output for channel 1 upper MOSFET.
17 VBST1 power_in Bootstrap supply input for channel 1 high-side gate driver; connect capacitor between VBST1 and SW1.
18 SW1 output Switch node for channel 1 buck converter; connects to drain of high-side MOSFET and source of low-side MOSFET.
19 VCLK output 260 kHz clock output for charge pump; available when EN1 is high and driven by VO1 voltage.
20 EN1 input Enable input for channel 1; enables SMPS when > 1.6 V, disables when < 0.3 V.
21 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WQFN-20-EP(3x3)
Category Power Management (PMIC)
Pins 21

CAD (KiCad official)

  • Symbol: TPS51225BRUKR
  • Footprint: Package_DFN_QFN:UQFN-20-1EP_3x3mm_P0.4mm_EP1.85x1.85mm
  • 3D model: WQFN-20-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tps51225brukr-etched.step / tps51225brukr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps51225brukr.step / tps51225brukr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (32 pp, sha256 90becab25ed7799b, retrieved 2026-10-03, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF