Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS40200MDREP

Texas Instruments · DC-DC Converters · SOIC-8

TPS40200MDREP from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RC input Oscillator timing network pin; connect capacitor to GND and resistor from VIN to set switching frequency; can be synchronized to external clock by pulling below 150 mV.
2 SS input Soft-start programming pin; connect capacitor to GND to set startup time; pulling below 150 mV disables switching and resets overcurrent fault.
3 COMP output Error amplifier output node for control-loop compensation; connect frequency compensation network from COMP to FB.
4 FB input Error amplifier inverting input for feedback network; connect resistor divider tap to set output voltage relative to 700 mV reference.
5 GND power_in Device ground reference for signal and power returns.
6 GDRV output Gate driver output for P-channel MOSFET; provides 200 mA source/sink current with gate voltage swing to (VDD - 8 V).
7 ISNS input Current-sense comparator input; connect sense resistor between ISNS and VDD to detect overcurrent; threshold typically 100 mV.
8 VDD power_in System input voltage supply (4.5 V to 52 V); connect bypass capacitor to GND for noise filtering.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: TPS40200MDREP
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tps40200mdrep-etched.step / tps40200mdrep-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps40200mdrep.step / tps40200mdrep.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (44 pp, sha256 ca84af297bb2eea5, retrieved 2026-09-27, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF